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ABSTRACT 
After discussing the techniques employed in alpha-numeric 
V.D.U.s, and the style of storage used in map displays, the thesis 
goes on to describe & screen addr~ssing system. This addres~ing 
system allows the display of detailed.and varied designs on a 
raster-scan display, without recpurse to the large stores required 
to implement the map technique. 
The addressing tecJ... que is used in a simple V.D.U. which, 
l.n order to minimise costsp uses a domestic television monitor as 
an output de~ice. The display refresh store is made up of M.O.s. 
shift registers, and the store contents are organised under micro-
processor contro1, Though the unit described is primarily design-2d 
for the display of c·irt:uit diagrams it is easily adapted to the 
display of a wide range of graphic formats. 
The copyright of this thesis rests with the author. 
No quotation from it should be published without 
his prior written consent and information derived 
from it should be acknowledged. 
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INTRODUCTION 
Visual display units have been available as computer 
periphe·rals for several years and almost from their introduction 
they have fallen into tl-70 distinct groupings.1 There are simple, 
relat"i.\•dy cheap, machines with a purely al.pha-··numer.ic capability 
that have been used as a quieter, and perhaps more acceptable 
al terMtiv.:- to the teletype (though usually without the facility of 
a hard copy), and at the other end of the scale there are 
sophi.s ticaced i·nterac tive graphic systems where a 'lid de range of 
facilities :is available. and where every effort ha~ hf~en. made to 
make the machine adaptable to ma1iy fNin.s of problc.m.·= 
In uiscussionR between Dr, Stanier of the Depar~ment of 
Appl-! .:·d "i?hysies and Elect:ronics at the Unive·r.<.it~' of D•!:O.:h<~m, and the 
autho;.~, i.n Septc~mber 19i4, it was decided chat ;u~ a.trempt Hhculd be 
m.ade tn develop fl unit that would go some ~-r·-"~Y to;,.·r.~c:s rU1 . . g the 
gap b~t"''t:!en t"t;ese t1o~o extremes, It was considered that a de'' i.ce 
which was capable of displaying a greater runge of symbolR with 
great~r adaptability than the conventional alpha-numeric unit, -~md 
yet f·Jh:ic.:-: dj"c nnt attempt the extremely expensive sophistir.:at:i:.ons of 
the lar;o;er gr.:.1Jh.i.~~s systems would ·f:irid a useful place as a 
peripheral to, for example, a minicomputer, whose processing 
..:.c•pabi.lities exceed the limitations of an alpha-numeric cutpt1t but 
- 1 -· 
where the high cost of a commercially available graphics system 
could not be justified. An example of such a requirement might ocC'.ur 
in a small college, or university department, where it would be very 
convenient to have a graphical display device linked to a small 
computer and capable of presenting the results of a circuit analysis 
program. 
The unit described in the text is indeed biased towards the 
display of electrical circuits but it should be stressed that the 
principle of the design is quite general. A change in display format~ 
and even in the method of display generation (e.g. using software 
techniques to generate information for the display of arcs, vectors, 
etc. rarher than using pre-stored symbol information), is achieved 
si.mpl.y by al ted.ng the software which, being held in Read Only Memory 
(R.O.M.), is a rt!latively inexpensive procedure. The hardware 
section is quite oblivious to the symbol format and thP. method of 
info:r.mati.on generation and so requires no alteration whatsoever in 
order to display images other than those used in ele~tric circuits. 
For any V.D.U. the choice of the final electrical/visual 
cmwp·ct:c;£" i.:: :.:a.i.rly st.raightforward 1 i.e. the use o£ so;ne form of 
cathode~ ray tube (C.R.T.) • hO\ilever the development o£ Char·::;e Couple.-} 
Devjc~~s (C.C.D.) and flat panel displays means that. in the ~·elatively 
near future tnis decision will no longer be so clear-cut. the use of 
a C.k.T. means tho.t another primary decision must be made as to ~vhat 
form the C.R.T. should take. Should a storage tube be usedt or a 
system uti'l.:i.s:ing a raster-scan technique be employed'? It :i.s thus 
necessary to C•1nsider the relative advantages and disadvantages of 
the two types of tube.3 
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The major advantage of the storage tube, as its name implies, 
is that the display information is stored within the tube itself. 
This reduces the "external" storage requirement. The control of the 
writing beam is inherently an analogue problem and though this means 
that it is possible to display very intricate designs it does 
necessitate the conversion of information from a ci:i.git.<~l form. 
compatible with the driving processor, into an analogue form sui.table 
for display. It is of course possible to use the storage tube as a 
digital display unit if the image is considered to be made. up of a 
series of dots rather than cont:i.nuous lines or. cur.vesJ but this does 
eliminate one of its major advantages. The image produced by the 
storage tube is particularly acceptable under low ambient light 
conditions where the clarity of the di.splay is most effective and 
ther.e are no problems with flicker (as might be experieneed with a 
raster-scan system). However the storage tube image iE: less 
arcAptAl-.le under hi.gh ambient light condition~ a5 the increase in the 
energy nf the beams necessary to increase the brightness of the 
display 1e.>.cs to a dispe:rsion of the image with a consequent loss in 
clar i r·y. It should also he remembered that there iG a limit to the 
d:ispl ay :intensity "toThich, if exceeded, will permanently damage the 
storage su;:face. Because the maf,-, storage mc•dium i.~: th' t·.•P surfar.:e 
sel€~ctive erasure is not a practical proposition (though in some 
cases it i.S possible to erase one half of the display indepr~r.dently 
of the other half). Thus if only one section of th~ display is tn h~ 
altered it 11:1 necessary to delete the whole display and then 
regenerate it. The regeneration time can be quite considerable for a 
complex display. 4 The need to regenerate the display after erasu·-·.:: 
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necessitates either the provision of a considerable amount of local 
storage to hold the information as to the status of the display 
before erasure (thus offsetting, in part, one of the major advantages 
of the storage tube, its ability to hold data "internally"), or 
alternatively the dedication of the primary driving computer for long 
periods in order to reconstruct the display directly. 
The raster-scan method consists of a continuous and regular 
sweeping of an electron beam across the face of a C.R.T. The 
deflection of the beam is controlled such that a series of 
horizontal (or vertical) lines progress across the screen in a 
vertical (or horizontal) direction, forming the raster. The image 
itself is formed by controlling the intensity of the electron beam 
and hence the brightness of the display at a particular position on 
the screen. The obvious disadvantage of using such a technique in a 
V.D.U. is that, unlike the storage tube, the C.R.T. across which the 
raster scans does not permanently r.etai.n the image Clnd thus a memory 
external to the tube must be provided. Hat..rever in the author's 
opinion the advantages of using a raster-scan technique, as opposed 
to a storage tube, in a low cost V.D.U. outweigh the above mentioned 
deficiency. Although the control of the raster-scan is essentially 
an analogue problem, the fact that the raster consists of .• series of 
discrete lines, which in turn may be split up into sections, allows 
the display to be managed in a digital manner. The brilliance of the 
display may be varied over a much 1.rider range than with the storage 
tube in ord~r to suit the ambient light conditions. Indeed it is a 
simple matter to change the mode of the display, from a white image 
on a black background to a black image on a white background. The 
disadvantage of having to store the displayed information externally 
- l, -
is balanced by the fact that this allows considerably greater 
control over this information: allowing, for example, selective 
erasure or modification of information, so that part of the image may 
be changed without the necessity to erase the whole display and then 
regenerate it (as with the storage tube), It is also the case that 
the C.R.T., together with its raster driving circuitry, is consid-
erably cheaper than a storage tube of equivalent size. 
The advantages of the raster scan method compared with the 
storage tube technique persuaded the author that this, the raster 
scan approach, was the most suitable for this project, particularly 
as, with the falling cost of solid-state memory devices, any benefit 
to be .gained fro~ having i.nformation storage within the tube was being 
rapidly eroded. In o~der to keep costs to a minimum it was decided to 
design the system so that the output signals used to drive the display 
would be of a form compatible with the video and synchronisation 
signals used in a domestic 625-line television mon.i tor. 5 It was 
anticipated that such monitors would be readily available in the 
situations where it was intended that the V.D.U. would be used, and 
that they could easily be converted to perform both in. their 
conventional role and as an output unit to the V.D.U •. This would 
effectively reduce the cost of the display device itself to a few 
pounds. A further advantage to be gained from using the raster scan 
technique, as opposed to the storag·e tube, and making the control 
signals consonant with those used in domestic televisions, is that it 
is a relatively cheap and simple matter to disseminate the display to 
several monitors for simultaneous· presentation, a particularly useful 
arrangement in a teaching situation. 
- s -
Having decided to use the raster scan method considerable 
thought was given to the major problem inherent to this system, i.e. 
the storage of the information which is used to refresh the display 
each time it is scanned. Chapter 1 discusses the storage techniques 
which were considered in an effort to develop an efficient display 
memory, The design of the unit follows from the choice of a 
particular memory format, the general principles of the design being 
set out in Chapter 2. At an early stage in the design procedure it 
was decided that the unit would be considerably simpli.fied, and costs 
kept to a minimum, by the use of a microprocessor to control_the 
presentation of display information to the refresh store. Such an 
approach would also make the unit easily adaptable to different forms 
of display, changes being made by means of alterations to the micro-
processor software, The microprocessor used was the Intel 8008, in 
the form o£ the Intel SIM-& ~icrocomputer.6 This proved to be quite 
adequate for use in the prototype unit which was designed, built and 
used to display pre-stored symbol informatiotl. However if the full 
potential of the V.D.U. is to be realised detailed information will 
need to be generated locally and i~ is then suggested that a mor.e 
sophisticated microprocessor should be used. The hardware and soft-
ware components of the design have been separated purely for 
descriptive convenience, and it should be borne in mind that many 
aspects of the software design will affect the hardware design, and 
vice versa, 
The prototype system designed and built was able to display 
electrical components, though because of the limited store length (6lf 
words), the amount of information that could be displayed simult-
aneously was restricted. The major problem encountered was the 
- 6 -
I 
limitation imposed by the maximum shift rate of the store; this i_s 
explained more fully in the text. It is felt that the primary 
achievement of the project is described in Chapter 1, where a 
consideration of addressing techniques leads to the development of 
an efficient store organisation for the display of simple diagrams." 
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CHAPTER 1 
STORE-.. ORGANISA-TION 
1.1 Introduction 
This chapter considers various. techniques for the organis-
ation of a refresh store for use with a V.D.U. utilising a taster-
scan technique. to.lbile rasterO:.scan monitors are wi.dely used for 
alpha-numeric-only displays; full g.raphic systems have tended to rely 
I 
on storage tubes and random def1ection units, This {s basically 
because of the cost of pro'7i ... l.ng the necessary memory for the display. 
The alpha-numeric style store and the bit-per-element "map'' 
system are considered first, The chapter outlines various addressing 
techniques, one of lmich was selected for use in the V.D.U. described 
in this thesis, It is believed that the choice of this particular 
storage format allm·rs the freedom of display of the bit-per-element 
system to be implemented, without incurring the high cost of providing 
a "map" store. 
1.2 Alpha-Numeric Style Storage 
The general technique employed in an alpha-numeric V.D.U. is 
to split the screen up into sections. Each section is then referred 
to by quoting a horizontal code and a vertical code, as illustrated 
in figure 1.1. Each section codin~ also relates to a position in the 
refresh store which holds inforniatibn as to which character is to be 
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displayed in this location, The individual character information is 
held in R.O.M. in a form directly equivalent to the style of display 
required, e.g. the contents of the character store for the letter "E" 
are as shown in figure 1.2. When the electron beam drawing the raster 
enters a particular section of the screen the part of the memory 
relating to that section i.s ad_dress~d -, this i.n turn leads to the 
selection of the "defined region of R,O.M. It is this information 
that determines the modulation of the electron beam as it crosses the 
addressed section. It will be appreciated that in describing a 
single character the beam passes through the relevant screen area 
several times, and each time the ·beam modulation must correspond to a 
different part of' the charac·ter.· This is achieved by the use of a 
line counter. This counter is set. to zero when the beam starts to 
make the f:i.r.st sweep ac_ross a tow of- characters and is incremented 
for each complete sweep. 
Many commercially available alp~a-numeric displays have 
adopted a system whereby the chara~ter selection information is held 
in a recirculating shift regi~ter st6~e and the selected R.O.M. data 
used to fill a subsidiary store,- which holds the information 
equivalent to a single horizontal scan across the scr.een. This single 
line store is used to modulate the electron beam intensity during that 
scan. Falling costs have led to the use of Random Access Memory 
(R.A,M,) in place of the d.ynamic shift register as the main storage 
element. 7 Improvements irt response time of both R.A.M. and R.O.M. 
have led in some cases to"the elittiination of the subsidiary store 
(holding information for a single horizontal line). The technique 
adopted j_s to latch the information relating to the selected 
character row from the R.O,M, into a 5-bit register (the character 
10' .... 
font for this form of display being almost universally a 5 x 7 dot 
matrix), The individual bits of this register are selected, via a 
multiplexor, to define the display intensity. 
The technique described above is very efficient when the form 
of the display is derived from a limited range of symbols which may 
all be contained in lJ locks of similar size (as in the ca~e of alpha-
numerics). The required storage is then merely a record of \.rhich 
character occupies a particular position and the information 
relating to the style of individual characters. It should not be 
thought, however, that this storage requirement is insignificant. A 
widely used V.D.U. which has a maximum display capability of 18 rows 
of 80 cha~acters, has a memory capacity of 1,536 (3 x 512) 8-bit 
~rords. a to~al of 12,288 bits , 8 The applicability of this technique 
is reduced if the display ·requirement is for other than a standard 
range of characters, or if characters of varying overall size are to 
be displayed, 
1. 3 The Bit-Per-Element Store 
The essence of this technique is to reduce the display to a 
matrix of small areas or elements, each element being represented by 
an eq41,valent bit position in the memory. The contents of the memory 
-~ 
are ex~ined in sequence as the raster is drawn on the screen, the 
display intensity at a particular position being modulated in 
accordance with the contents of the relevant bit position in the 
store; i.e, if the store content pertaining to a particular screen 
element is "1" the display is intensified, if the store content is 
"O" the }learn intensity is kept at the hlack level. Such a memory iD 
.... 
.. ~~t 
krid~ as a display map, since the pattern of ones anll zeros that form 
. . . 
its c.ontents is an imitation ~-t: the required display:. ?utput. 
' ~-
The advantages of such a direct equivalence between display 
and refresh memory are obvious. It allows complete control over the 
pattern presented on the screen, quite free from any restrictions of 
format or potdtion that are inherent in the alpha-numeric style store. 
Although during the read-out procedure examination of bit status 
would proceed sequentially through the store, there is considerable 
advantage in using R.A.M. as opposed to sequential memories such as 
shift registers, since this would allow the easy manipulation of 
information anywhere within the store without the delay necessary to 
search through large amounts of unchanged data. 
The great disadvantage of the bit-per-element store is its 
large size. If we consider a 512 x 512 element display then the map 
memory required would be 262,14~ bits. The cost of such a store, even 
with the falling price of solid-state memories, is prohibitive. In 
order to cope with this very large storage requirement, systems 
utilising t'tt..e bit-per.-element technique, such as the "PICASS0" 9 
system, a 512 x 512 element display developed at Reading University, 
or the "Intergraphic"lO,ll, a 1,024 x 1,024 element display designed 
at the University of New South Wales, have tended to employ storage 
devices where the cost-per-bit is relatively low, in the case of both 
the aforementioned designs a disk memory. Of course although the cost-
per-bit of a disk system is low the overall cost of a disk memory is 
high. Both systems reduce the cost per terminal by driving several 
displays simultaneously, five in the case of "PICASSO", thirteen in 
the case of "Intergraphic". 
An illustration of the continuing fall in the cost of solid-
state memories was given in the announcement by the Intel Corporation 
of the production of a printed circuit board for use as a 512 x 512 
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map me.mory. The unit was first advertised in the early summer of 
1.976 when the project described by this thesis was in its final 
stages. The quoted one-off price in July of the same year was £1,200, 
still an excessive cost if considering the type of application for 
which the V.D.U. described here was designed. However it is an 
indication perhaps that hardware costs may, in the not too distant 
future 5 fall to such a level that the consideration of efficient 
storage techniques is of a lower priority than at present. It is 
also apparent that the development of rel iabl.e, low-·cost flat-panel 
displays will have a dramatic effect on V.D.U.'s, being able to 
com.b:i.ne the flexibility and precision of displays using the bit-'per.-
element store technique with the savings produced by having the 
otorage built into the displny medium.l 2 
Sante attempt 13 , 14 has been made to combine the relatively 
small storage requirements of the alpha-m:m'=ri.c display with t.he 
verP.atility of the bit-per-element technique. Here, as with the 
alpha-numeri.e system, the screen is split up into fe..-i.rly gross 
sections and a listing kept of the format Hithin each aer:tion. The 
systen d.i.:Efe:.:. from that of the conventional alpha-numeric tedmique 
1.11 that a:; veil as pre-stored symbols it can genera.r.e it!: ovrn vectors 
to be displayed '-lithin a defined section (1 on.g '.:ect-:J"LS b•:.in~. tnade up 
of the linkage of !$all vectors "'ithin adjacent sections). Hithin 
sections, t.he display is essential"Jy of the bit-per-element type. 
1.4 Ima~~ Addressing 
-----~ .... :woo- ..... --.....--
When vcmsidering the type of refresh store to be employed l";y 
I' 
the V,D.U. describerl in this thPsis it waR decided that the alpha-
numeric tec·hnique t.Jas too limiting, and that the bit-per-element 
- 13 -
store, whi.le allm.ring great freedom of display format, could not be 
used because of the high cost of providing such a la·rge storage 
capacity, The technique of providing low-cost storage by sharing a 
very high capacity store between several termi.nals, was inappropriate 
to the applications envisaged for this device, where the low cost of 
a single unit was of the highest importance. It was necessary 
therefore to devise a style of storage that would allm"' most of the 
facilities of the bit-per-element store to be employed, without 
incurring the excessive outlay inherent to such a system. 
If we consider the type of image which may be displayed on a 
V.n.u. it ,dll, in general, and more particularly in the case of the 
simple designs for which the present device is intended, consist of a 
skeleton of a relatil!ely lol-l nu.rnber of lines, the g"t'eat b1Jl.k of the 
screen being a backdrop against which the image is presented. It is 
only a very small fraction of the display a-rea, and hence ~n the case 
of the bit-per-element store a very small fraction of the store, which 
actually r.ontains the display information. Host of the storage area, 
' in the bit-per-element system, is employed only to holC: information to i 
the effe.ct r.h.sc the display does not utilise chat partic.u1.ar element. I 
In this sense the great majority of the store capa.city is ;,.;aste:d, ( 
particularly in the case of simple display forms.. Tt is t":.,·,·efore 
very attractive to consider a storage technique u1 which only 
information relating directly to the image need be held, without 
having to store information concerning positions w-here the inwge does 
not appear. From this follows the idea of addressing the image, that 
is splitting the display down into verv small elements, each of which 
may be refer-red to by an individual address, and then recording u ... ~ 
addresses of the elements in which the image appears. This technique 
- 14 -
has the great advantage that a relatively simple image, requiring only 
a few addresses, needs only a small inexpensive store, a store whose 
capacity may easily be expanded at some later date when it is required 
to increase the display complexity. 
The following sections describe the different techniques that 
were considered for the implementation of image addressing. In all 
cases the display considered consists of 512 x 512 elements, The 
choice of 512 vertical elements stems from the decision to make the 
display output compatible with a domestic 625-line monitor. In fact 
only about 605 lines are displayed on the screen, the other 18 to 22 
lines being lost during the field blanking period. 5 If we utilise 
only 512 of the 605 lines each line may be s~lected using a nine bit 
address. It was decided that sufficient image definition could be 
achieved by splitting each horizontal line into 51.2 sections, each 
section being defined by a nine bit address. The choice of the number 
of horizontal sections is more a.rbitr.ar.y than that of the number of 
vertical sections, where the image is already quantised into a pre-
determined number of lines, The number of horizontal sections must 
not be too small or the image will become unacceptably coarse, however 
the number of sections must not be too large as, because tht~ time to 
sweep one line is fixed, the larger the number of sections in a line 
the greater the frequency at which each section must be acce.ssed (see 
section 1. 6), 
In the following discussion then each individual element may 
be defined by a 9-bit li~e count (L,C), and a 9-bit intra-line count 
(I,L,C.), the address of each el~ent being quoted in the form L.C.: 
l,L.C. All images are considered, for the sake of simplicity, to 
consist of bright lines on a dark background, but the arguments apply 
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equally well to a dark image on a light background. 
1,4,1 Element-by-Element Addressing 
tvith element=by-element addressing the address of each element 
that is intensified as part of the display is recorded in the store. 
It will be noted that in order to display horizontal lines using this 
technique it is necessary to store all the addresses of consecutive 
elements along the defined line. As each address (L.C.:I.L.C.) 
requires 18-bits it will be appreciated that this technique requires 
a relatively large store, even if only a few horizontal lines are to 
be presented. 
1.4.2 Begin-End Addressing 
The begin-end addressing technique consists of recording the 
address of the start of an intensified section of display and also 
the address of the end of th .. intensification. Thus any intensified 
part of the display, be it a single horizontal section, a complete 
line, or indeed the whole screen from first section to last, would be 
defined by quoting two addresses, the L.C.:I.L.C. of the start of the 
i.ntensificat:i.on plus the L,C. :I.L.C. of the end of the intensification, 
a total of 36 bits (two 18-bit words). It can be seen that this 
syl.ltem is considerably more efficient than the element-by-element 
. 
technique for the display of horizontal regions of more than two 
sections. However it is considerably less efficient for displaying 
vertical lines, which, being made up of individual intensified 
sections in several horizontal scans, must be refer-red to by a series 
of 36-bit, two-part addresses, as opposed to a ser-ies of 18-bit 
addresses in the case of the element-by-element addressing system. 
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1.4.3 Begin-F.nd+Flag Addressing 
The great disadvantage with the begin-end addressing technique 
is the necessity to quote two addresses ~,,hen only a single section is 
to be intensified. This drawback may he eliminated by introducing a 
flag bit into the address thus increasing each address word to 19 hits, 
(a flag bit, <~ 9-bit 1 ine count and a 9-bi t intra-line count, F :L .C.: 
I.L.C.). The status of the flag bit is used to define whether the 
change in the intensification of the display, at the position referred 
to by the L.C. :I.L.C., is to be 11 permanent 11 , that is it is to last 
until the position defined by the next address in the store, or if it 
is to be "temporary", that is it is to last for one section only. Thus 
a ~ingle horizontal section may now be intensified by quoting only one 
19-bit address. Any intensification of longer than a single section is 
defined by a 38-bit two-part address (begin F:L.C.:I.L.C., end F:L.C.: 
I.L.C., F = 0 in hath cases). This combines the single section 
addressing advantage of the element-by-element technique (at tht! cost 
of one extra bit in each address) with the longer section addressing 
benefits of the begin-end addressing system (at the cost of two extra 
bits per intensified region). 
1.4.4 Begin-Length Addres~i~ 
With begin-length addressing the start address of any 
intensified portion of the display is held in the store (as an 
L.C.:I.L.C.) together with the number of sections for which the 
intensification is to last. The numher of bits allotted to the 
storing of length intensification information obviously defines the 
maximum amount of the display that may be intensified from a single 
address word. If we limit this maximum to a single line, of 512 
sections, then 9 bits will be required to define the intensification 
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length. Thus each intensified part of the display, from a single 
horizontal section to a whole line, will be defined by a 27-bit word 
(a 9-bit L.C. 1 a 9-bit I.L,C. and 9 bits for the length of 
intensification). Intensifications of areas covering a larger 
fraction of the screen will be defined by several 27-bit words, each 
covering a maximum of a single horizontal line. 
1.4.5 Begin-Length to Change-Length to Change- .••.• Addressing 
The technique described in section 1.4.4 may be extended to 
include information not only as to how long the intensification is to 
last but also as to the gap before the next intensification is to 
occur, the length of the next intensification, the gap to the next 
intensification and so on. The word length to be employed with this 
technique will vary depending upon the number and size of intensified 
lengths we are to consider, If, for example, we allow for the 
definition of three length units, each a quarter of a horizontal line 
long, then a single address word wili be 39 bits long, an 18-bit 
L.C. :I.L.C, plus three 7-bit words for length definition. 
The use of this technique was not seriously considered since 
it would be very cumbersome to implement, especially if one thinks of 
. the problems of rearranging the stored data when new information is 
to be inserted which refers to an image which overlaps with a design 
that is already being shown. 
1.5 Comparison of Image Addressing Techniques 
The element-by-element addressing technique described in 
section 1.4.1 was rejected because of the large amount of storage 
required to display horizontal lines. However it was thought that 
the begin-end addressing, the begin-end+flag addressing and the begin-
length addressing techniques warranted further investigation. 
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The systems were compared on a bit-for-bit basis (the word 
length being different in each case). The number of bits required to 
represent characters A-Z, 0-9, ll, m, ~. p, horizontal and vertical 
symbols for resistors, capacitors, inductors, voltage and current 
sources, and horizontal and vertical lines were determined for each 
of the selected addressing techniques. Characters were designed to 
be 10 lines high and 7 sections wide, horizontal symbols being 10 
lines high and 93 sections wide, vertical symbols being 116 lines 
high and 10 sections wide. These dimensions were chosen as be.ing 
suitable for use when displaying a 20-node circuit diagram on a 
domestic television monitor. Character height was designed to be 10 
lines as the literature1 5 suggests that for a high accuracy of 
identification (98-99% correct) the image should subtend an arc of 1.2 
to 15 minutes at the point of observation, requiring a vertical 
resolution of between 8 and 12 lines. However. it should he borne in 
mind that the greater the size of the image the larger the amount of 
stored information required to display it and thus the more expensive 
the overall unit. The characters finally displayed using the proto-
type unit were 5 sections wide and 7 lines high. This is the 
character format used in most alpha-numeric displays and was found to 
be quite acceptable in this instance. 
The calculation of the number of bits required to display 
various symbols showed that the begin-end+flag system required the 
fewest number of store elements, the begin-length system requiring 36% 
more bits overall and the begin-end system requiring 81% more bits 
overall. The storage requirements for the different systems were then 
compared by determining the necessary store capacities in order to 
display the simple circuit diagrams illustrated in figure 1.3. Again 
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the begin-end+flag system consistently required a smaller store 
capacity than either of the other two syst~ns. 
The reader's attention is particularly drawn to the comparison 
between the storage requirement to display the circuits shown in 
figure 1.3 using any of the image addressing techniques and the 
storage required if the. bit~per-eleme.nt approach were adopterl, i.e. 
262,1.41+ hits. 
Of course such tests are not exhaustive, there being a great 
number of different symhol combinations and display styles. However 
the results were sufficiently convincing to warrant the adoption of 
the begin-end+flag technique for use in the V.D.U. under discussion. 
As well as the smaller store required ~rith this technique it provides 
a further v~ry important ·advantage, as described in the next section. 
1. 6 Store .Implementation 
The arloptinn of a particular storage t~chn:i.'=J_ue, in this case 
the ·begin· ·end+flag system, determines the basis for the re,st of the 
design, The information defining the display will eonsist of a 
ser:i.es of addresses which determine where or. the screen the electron 
beam :i.s ·~0 be intensified, either "permanently'' or "te.mporarily11 (see 
sectiori l,lt.3). This means that the stc,red information mu~;t: be 
accessed in the correct sequence (that is in the order of increasing 
L.C.:I.L.C.) if it is to be related to the beam position, which is 
being swept across the screen from ti1e lowest order address to the 
highest. 
'J.'he implementation of the begin-end+flag addressing technique 
(or i!1deed any of the other image addressing techniques) presents us 
with a major problem, that is the necessity to run the store at a 
speed which is fast enough to keep up with the sweep of the electron 
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beam. Consider a single horizontal sweep of the beam, this is divided 
up intc 512 sections, each section having its own address. If the 
display is to be meaningful then the information defining changes in 
the intensity of the beam must be available, at the output of the 
store, before the beam reaches that section of the screen referred to 
by the next address. The minimum time to shift to the next address 
information will occur when a section intensification is followed by 
a single dark section, followed by a single intensified section, 
followed by a single dark section and so on. Under these conditions 
the information relating to the next address (which will be the 
address of the next section along the line) must be presented at the 
output of the store in less than the time it takes for the electron 
beam to cross the previous section. However with the begin-end+flag 
technique the flag bit describes whether the intensification relates 
to only the present (addressed) section, implying that the next 
sect1on must be dar1t, or to mere than one section:t !mplyi.ng that the 
next sect1on at least must be light too, Thus one ~ddress word in 
the begin-end+flag system defines the status of at least two adjacent 
sectio~s. This in turn means that the store need only bP accessed at 
half the rate necessary if any of the other addressing techniques had 
been used (see figure 1.4). Ho~·ever the employment of :.:'i1iE. longer 
access time does present problems l·lhen inserting nel-l information 
which relates to an image which is to be immediately adjacent to one 
that is aiready held in the store (see section 5.1). 
1. 6.1 Storr~ Hardware 
As has already been explained, the use of the begin-end+fl~g 
addressing technique means that the addresses held in the store must 
be accessed in sequence and at a speed ,..,hich is fast enough to keep 
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pace with the sweep of the raster. The time allotted for a single 
5 horizontal sweep in the 625-li.ne system is 64 )JS • However approxi-
mately 12 11s of this time are taken up by the line blanking period 
leaving 52 ·11s during which the beam may be intensified in order to 
present the display. As each line is split up into 512 sections it 
takes 102 ns for the beam to traverse a single section. With a 
conventional addressing system this would imply a store access 
frequency of 9.85 MHz, However with the begin-end+flag system under 
worst case conditions the maximum rate at which addresses must be 
retrieved from the store relates to alternate line secticms, thus 
allowing a minimum of 204 ns between addres.ses, that is a maximum 
access frequency of 4.92MH:z, 
If ·the contents of the store are to be accessed in sequence 
then we have a choice between using shift register storage and R.A.M., 
accessed serially. At the time when the final decision had to be 
made a::: tu vrhi.ch type of store to employ (summer 1975) the cycle time 
of suitab1 e R.A,M. was of the order of 300 ns and the cost-per-·bit 
greater tha11 ... ::at of shift register storage, thus it wa.s decided to 
conscr~ct the Iefresh store using shift r~gisters. Hcw~ver since that 
tirne, and during the period when the prototype. un:i. t was bd.c1g bu"i 1 t 
and commissioned~ the cost of R.A.M. storage lw.s f:allen con::.Hit~rably 
and the speed of operation increased, so that it is now possible to 
purchase a 1,024-bit R.A.M. with an access time of 70 ns for a little 
under £10.00, l6 The cost/speed relatiom;hi.p of shift registers 
however has not improved to anything like the same extent and if the 
project were bec;i.nning today it is highly likely that R.A.M. would he 
employed rather than shift-register storage. 
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The device chosen for use as the refresh memory in the 
prototype V.D.U. was the Motorola MC 14517 CP Dual 64-bit Static 
Shift Register. The quoted minimum value for the maximum shift rate 
for this device, operating from a power supply (v00) of 10 V, was 
4 MHz, the typical value being 6.7 MHz. 17 At a v00 of 15 V the 
quoted typic;:1l value is 8,3 MHz, no minimum value being stated. It 
was considered that by runn:i.ng the device at 15 V a shifting speed of 
greater than 4.92 MHz could be achieved. However it was found in 
practice that several of the devices purchased would not run at the 
quoted minimum value of 4 MHz, at 10 V, and that initially it was not 
possible to raise the value of v00 above 13.5 V because of the problems 
caused by noise induced from other parts of the system. However after 
some design modifications a working store was produced. 
It is possible to obtain a faster shift rate for the store as 
a whole than is possible for the individual units which make up the 
stor.ec This may be accompl:i.shcd by multiplexing the information 
between two parallel shift registers as shown in figure 1.5. The 
information is presented to the system at rate "A", alternate bits of 
information being shifted into SRl and SR2 in turn by two out-of-phase 
clocks, each running at half the information frequency, i.e. the shift 
rate for both SRl and SR2 JS "A/2". At the system output the final 
stages of SRl and SR2 are sampled in turn so that the information rate 
at the output is again "A." The disadvantage with this technique is 
the cost of providing the necessary gating which controls the flow of 
information through the paired shift registers. This would be 
insignificant compared with the cost of the store itself in a 
"practical" situation where the 19-bit wide store might be 1,024 or 
2,048 words long and where the cost might be offset by the ability to 
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use slower, and therefore cheaper, shift registers. It should be 
noted that the technique described above may be extended by having 
more shift registers in parallel with a consequent decrease in shift 
rate. 18 
Another form of storage which should be considered for use in 
any future unit utilising the techniques described in this thesis is 
the C.C.D. shift register. The possibility of achieving very high 
speed operation together with a very high packing density at a low 
cost makes this form of device a very attractive proposition. Such a 
device was in fact considered for use in the prototype unit. The 
Intel C,C.D. 2416, the only device commercially available at the time, 
consists of 64 recirculating registers each 256 bits long, giving 
16,384 bit~ on a single chip (at a present cost of £21.98 per device). 
However this device had to be rejected, firstly because the maximum 
data rate of 2Mbi ts/ sec was u;,acceptahle - though the very high 
capacity of the store makes the idea of multiplexing between shift 
registers attractive - and secondly because of the necessity to 
refresh the stored information after short periods. In the case of 
the Intel C.C,D. 2416 the refresh cycle must take place at least every 
9 lls. If we consider 1 d:isplay consisting of a single intensified dot 
then the information rdating to the position of the dot will only be 
accessed once every frame period, that is every 40 ms. Thus the 
necessary refresh cycle for the c.r..n. store could not be guaranteed. 
This problem might have been overcome by introducing an otherwise 
unnecessary store shift every 9 JJs but this was considered to be a 
needless complication. It is for this reason that the choi.ce of shift 
register was limited to static devices, the dynamic shift registers 
available, which were capable of shift rates of 10 MHz and more, having 
to be rejected because their refresh rates were unacceptably high. 
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2.1 Introduction 
CHAPTER 2 
SYSTEM OPERATION 
The design process required that the development of the hard-
ware and the software should proceed, initially at least, in parallel, 
as the characteristics of one affect the characteristics of the other. 
Following the choice of a particular image addressing technique and 
the decision as to the form of hardware for the refresh store (see 
Chapter 1) it was possible tu develop a basic design for the V.D.U. 
and decide how information might be fed into the store, or deleted 
from it, and how the infol."tnation in the store lll'ould be used to control 
the image appearing on the screen. The next step was to consider the 
software required to control the microprocessor, in order that it 
should present the correct information to the store. This in turn led 
to restriction on the detailed hardware design. The softli/are design 
was proved during the time the hardware design was being completed, 
and thus was ready to use during the hardware testing stage. 'olhen, 
after modification, the hardware design was shown to work :i.t was again 
necessary to modify the software to take account of the problems \o~hich 
became apparent during the hardware testing. 
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2.2 General Organisation 
Figure 2.1 shows the general organisation of the display 
system. Information from the controlling computer defines the screen 
position where a particular symbol (which may be a resistor, capaciror, 
or other circuit component in the case of the present design but could 
equally Hell, ~,rith softt;orare modification, be a vector, arc, circle, 
etc.) is to be displayed. The microprocessor then provides the 
detailed symbol information and the command signals which enabl·e the 
refresh store to be updated in the correct manner. There are three 
basic operations under the control of the main computer, INSERT to 
introduce new information to the store, DELETE to remove selected 
information from the store and ERASE to clear the store. The main 
purpose of the hardware, as well as the correct organisation of the 
stored information, is the interpretation of the data held in store in 
order to control the intensii..y of the electron beam drawing the raster 
such that the required image appears on the screen. The hardware uru.t 
also provides the necessary line and field synchronising signals to 
control the raster. The flowchart shot-m in figure 2. 2 describes the 
interaction between the controlling computer and the display unit. 
In the case of the prototype unit, designed for the display of 
electric circuits, it is necessary for the main computer to present 
several sets of information to the microcomputer. These are the 
symbol status, that is whether the symbol aspect is vertical or 
horizontal, and the symbol direction, this applies to asymetric 
symbols such as current and voltage sources and relates to the 
conventional flow of current through the device assuming no other 
sources are present. For convenience where the current flow is from 
bottom to top, in the case of vertical symbols, and left to right 
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across the screen, 1n the case of horizontal characters, the symbols 
are ref erred to as UP symbols, when the current flow is in the 
opposite direction they are referred to as DOWN symbols. The next 
information that the main computer must present to the microcomputer 
is the symbol type (resistor, inductor, etc.). This is followed by 
the information reiating to any characters which are to appear along-
side the defined symbol. The program allows for the presentation of 
up to three numeric characters plus an exponent character alongsirle 
each circuit symbol. The exponent character must be either p, n, ~. 
m, k, M or a blank, this allows any number between 1 x lo-12 and 999 x 
106 to be displayed. In an effort to keep costs to a minimum no 
facility is allowed for the presentation of unit information (ohms, 
volts, etc.) as it is considered that this information is already 
contained within the display of a specific component symbol (i.e. if a 
resistor is being displayed it is implied that the units of the 
numer.als beside it are oh..ms) and that to repeat this data ~·lith 
another character would mean taking up storage space unnecessarily. 
Indeed in an attempt to reduce symbol storage, image information which 
is common to all symbols, i.e. in the case of electric circuit 
components the leads, is stored separately. Thus when, for example, a 
resistor, is to be displayed the lead information is derived from a 
common source and the information which is special to the resistor 
symbol used to fill in the gaps between the leads as illustrated in 
figure 2.3. 
The requirement then is for the master computer to provide 
the following information, plus an INSERT command, in order to feed 
the necessary data for the display of one character into the refresh 
store:-
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(i) the base address for the symbol, 
(ii) the symbol aspect, horizontal or vertical, 
liP or DOWN, 
(iii) the symbol type, resistor, voltage source, etc., 
(iv) the first character, 0-9, 
(v) the second character, 0-9, 
(vi) the third character, 0-9, 
(vii) the exponent, p, n, p, m, k, M or blank. 
Parts (iv) to (vii) are not required if the symbol quoted 
part (iii) is a short circuit (no magnitude information being 
appropriate in such a case), 
1n 
In order to provide the refresh store with the necessary 
information to display a particular symbol at the screen position 
defined by the master computer, the base address is modified by the 
data which relates to the form of the required symbol. A particular 
~omponent ~ay be removed from the display by the same information 
sequence that is used for the insertion of information, the software 
being the same for both operations, it is merely the presence of a 
DELETE signal rather than an INSERT signal which distinguishes 
between the two actions. 
2.3 Address Modification 
The base address refers to the position on the screen which 
is in line with both the highest point on the screen and the furthest 
left point on the screen which the displayed symbol is to occupy. 
This allows all the required modifications of the base address to be 
of an additive nature, since all the elements used in the display of 
a particular symbol will have a greater line count and/or a Rreater 
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intraline count than that of the base address. It is quite possible 
that the display element referred to by the base address will not be 
intensified as part of the symbol image, e.g. none of the electric 
circuit components use this element. The base address refers to that 
element with the lowest address that could be used in the display of 
a particular sy~bol, 
The address word in the begin-end+flag technique is 19 bits 
long. Thus the base address is in fact an 18-bit word, since one of 
the 19 bits is the flag bit which takes no part in the definition of 
screen position. In order to store the display information the~ the 
refresh store must be 19 bits wide. However the 8008 microprocessor 
uses an 8-bit word so, in order to allow for a larger degree of 
address modification, two of these 8-bit words were concatenated and 
used to alter the single 18-bit base address. This was achieved using 
two of the four output ports (referred to as OUTO, OUTl, OUT2 and 
OUT3) which are available from the SIM-8 mi l"_ror.omputer.. The status of 
these output ports is held constant until new information is presented 
to them. Thus it was possible to present a 16-bit word, using ports 
OUTl and OUT2, to modify the base address. Bits 0-6 of OUTl were used 
to modify the~ intra-line count, being added to bits 0-6 of the base 
address. Bit 7 of OUTl was used as the flag bit, which determines 
whether the display change, which is to take place at the element 
referred to by the address, will be "temporary" or "permanent" (see 
section 1.4.3). Bits 0-7 of OUT2 were used to modify the line count. 
Bits 0-6 of OUT2 were added to bits 9-15 of the base address (the 
line count using bits 9-17 of the base address, bit 18 being the flag 
bit). Bit 7 of OUT2 was added to hit 17 of the base address, this 
bit will be referred to as the field bit. The reason for this rather 
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unusual distribution of the OUT2 data becomE's apparent when one 
considers the manner in which the raster is drawn in a television 
monitor (see figure 2. 5}. One frame of the raster·'; consists of two 
interlaced fields drawn one after the other, the lines of the second 
field falling between the lines of the first field. This allows a 
complete sweep across the screen (but not the complete display) fifty 
times a second. The complete image is presented only twenty-five 
times a second (as :i.t requires two fields} and if interlacing were not 
used the time taken to produce the whole display in a single sweep 
would result in a flicker which would be perceptible to the observer. 
In our ·case where the number of addressable lines is 512, each field 
consists of 256 lines (in fact in order to produce the interlacing 
one field is reduced to 255~ lines). It is apparent then that tbe 
lines of different fields will be immediately adjacent to one another 
on the screen but will be widely separated in time. Any particular 
SyT!lbol ~·Till consi.st of a series of closely spaced elements and lines 
and is thus bound to use lines from both fields. This means that it 
must he possible for the base address modifiers to be able to produce 
addresses which refer to both fields. It will be noted that as half 
the lines appear in each field then half the number of elements will 
also appear :i.n each field. Thus elements whose.addresses are between 
0 and z1 7-l ap~ear in field one (and have a zero in the bit 17 
position of their addresses) and elements whose addresses are between 
217 and zl8_1 appear in the second field (bit 17 of their addresses 
being a one). By assigning one bit position in our modifying word to 
the field bit position (bit 17} we are able to define addresses in 
either field, allowing symbols to utilise adjacent lines on the screen. 
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It will be noted that allowance is being made for a seven bit 
modification of the intra-line count. Thus the maximum amount by 
which the intra-line count may be altered is 27 -1, that :i.s 127 sections 
or a quarter of the screen width. Seven bits are also allotted for 
line count modification in each field. This permits a l:i.ne count 
change of i27~ half the screen height, s1nce there are only 256 lines 
in each field (equivalent to the full screen height). These maximum 
variations to the base address of a quarter of the screen width and 
half the screen height respectively, were considered to be quite 
acceptable for the display of circuit diagrams, the circuit components 
not requiring anything like this range of base address modification, 
However this range might not be acceptable for other applications. 
It does not, for example, allow the drawing of a diagonal line from 
one corner of the screen to another (though this might be l:tchieved in 
four sections). The problem can easily be overcome by employing a 
third output porti i.e. OUTO, This wn11ld prov:i_rle another B bits~ of 
which only three would be required for address modification purposes. 
However if the system were to be built to utilise its own dedicated 
microprocessor it would be more attractive to consider the use of a 
device with a longer word length, The idea of using modular systems, 
which are usually based on 4-bit sections, that might be bui::..t up to 
20 bits, is particularly attractive. 
2.3.1 Ba.s:::_Addres..:!. Shifting 
As has already been mentioned, the prototype unit allows for 
the display of up to three numerals and an exponent character along-
side eoach component symbol, If the numerals to be rli.splayed were, for 
example, 999 then each 9 would occupy a different position on the 
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screen and thus require different address information from its 
partners.. This implies that three sets of modifying information are 
required for each character, for, although each of the 9 symbols is 
the sgme as its partners, its relationship to the base address is 
different. It is quite apparent that this duplication of character 
format information is unacceptable. In order to overcome this 
problem facilities were built into the system to enable it to change 
the base address to which the modifying information is applied. Thus, 
after the component modifications have been completed, new information 
is output from the microprocessor which changes the base address from 
the original value, quoted by the master. computer, to a secondary 
datum point which is used as the base address for the first character. 
It is to this second base address that the individual character 
modifiers are applied. When all the information relating to the first 
character has been fed into the store another datum change is actioned 
to give a oew base auuress for the second character (see figure 2.4). 
In practice this process is not as straightforward as this account 
may imply, a::;, if the initial characters are zeros these are -not 
displayed on the screen in order to save on storage space. As the 
special relationship between the base address for the fir3t character 
and the modifying information for the f:i.rst character is th.~ same as 
that for the second, and subsequent characters, base addresses and 
their modifiers, then the same character information can be used for 
all character positions, i.e. only one set of address modifying 
information n~~d be stored for each character. 
It is ~?parent then that the hardware is being presented with 
two different types of information, address modifying information, 
which is to be added to the base address and the res·ul t fed into the 
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refresh store, and address changing {nformation, where the base address 
itself is to be altered to form a new datum for the modifying process. 
Both types of information are output by the microprocessor on output 
ports OUTl and OUT2, as described in section 2.1. It is essential 
then that the hardware is able to distinguish between the two types of 
data, This distinction is achieved by using the 0UT3 output port of 
the microcomputer, the status of OUT3 being coded in a different 
manner in order to discriminate between the different forms of data. 
The OUT3 coding is set up after the OUT1/0UT2 coding in order that the 
modifying information is ready before the signal to action it appears. 
After setting up the OUT3 coding the microcomputer comes to a halt. and 
presents a STP (stop) signal, it is this signal that is used to process 
the OUT1/0UT2 codings, the type of action being defined by the status 
of OUT3. The microcomputer remains halted until it receives an 
interrupt from the hardware showing that the last set of information 
has been precessed. The processor also enters the halt state (thus 
presenting a STP signal) when 81:11aiting an interrupt from the master 
computer, so a separate OUT3 coding is introduced to define this 
status. 
The full range of OUT3 codings are defined below:-
(Note: All the output ports present an 8-bit word, coded i" the form 
XX XXX XXX, v1hich :is represented here as a three digit octal \<TOrd). 
Microcompu t.~r Status 
STP. (OUT3 = 001) 
Action 
None 
(Run display) 
Run display. Microcomputer awaits 
interrupt from master computer to 
read next symbol infor.mation from 
input port INPl. 
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Microcomputer Status 
STP.(OUT3 = 002) 
STP.(OUT3 = 004) 
2.4 Store Modification 
Action 
Permanently mod~fy datwn (base 
address) with 0UT1/0UT2 info. 
Inte-rrupt when action completed. 
Add OUTl/OUT2 contents to datum 
(without altering base address), 
feed result into store. Interrupt 
when completed. 
Having considered the manner in which the information to 
display a particular symbol is derived from a base address and a 
series of modifiers, it is now appropriate to describe the way in 
which this information is applied to the refresh memory. 
It has already been mentioned that the refresh store consists 
of 19 parallel recirculating shift registers. In order to facilitate 
the description of the three store modification processes three 
particular 19-bit registers .:ill be referred to, these are register B, 
register C and register D. Another register is mentioned which does 
not form part of the main store but which is used during store 
modification, this is register A. Figure 2.6 shows the basic relation-
ship between these registers, the main bulk of the refresh memory 
lying between registers C and D. The normal signal path, that is the 
path used by the data when the image is being displayed, is B, C 
(main memory), D, B, etc. However, during store modification, this 
path is varied, as described in the following sections. 
2.4.1 The INSERT Operation 
The most important point to bear in mind, when considering 
the manipulation of data within the store, is that the information 
must be arranged in strict order of ascending address. This is 
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because, as the raster sweeps across the screen, it starts at element 
0, in the top left-hand corner of the screen, and progresses, in 
order, through every element until it reaches the last element, 
element 218-1, in the bottom right-hand corner. Thus any information 
which is held in the refresh store must be stored in order, if it is 
to be accessed in order during the raster scan. 
The problem of information insertion then is mainly conce·rned 
with keeping the stored addresses in the correct sequence. Let us 
consider a situation where a particular image is being displayed on 
the screen and that it is required to introduce a new symbol onto the 
screen, The information already held in the refresh memory will 
consist of a block of addresses, which refer to the displayed image, 
organised in ascending order, and continually circulating through the 
store, following the path, B, C, D, B, C, D, etc. If the store is M 
words long and there are N , _ored words of information (N < M), then 
there will be M-N empty word positions, which are all set to zero. 
The M-N empty word positions trlll follow the highest order address 
held in the memory. Thus in the memory we have an information block 
of ascending addresses and a block of all zero words, as sho~m in 
figure 2.7. 
When new symbol information is to be fed into the refresh 
memory the INSERT command stops the normal read sequence of the system 
(described later) and uses the clock pulse to shift the information 
block through the store until the first address word is held in 
register D, The shift command is then inhibited so that no further 
shifting takes place. The new information, which is formed from the 
addition of an address modifier to the base address, is fed into 
register A. The fact that register A is other than zero, and that 
- 43 -
~ 
~ 
INSERT CONDITION 
A>B 
\ 
' 
HIGHEST 
ADD. 
INSERT CONDITION 
C>A>B 
\ 
DISPLAY 
INFOR·MATION BLOCK 
STORE AL:... ZEROS 
FIG. 2. 7 THE OAT/>. BLOC;< 
/ 
f 
LOWEST 
ADO. 
INSERT CONDITION 
=-0 
the store modification process is under way, defined by the condition 
STP.(OUT3 = 004), causes the store shift command to be actioned again. 
The normal information path is still B, C, D, B, C, D. However, in 
order to maintain the correct address sequence, the contents of 
register A are compared with the contents of registers B and D before 
each shift operation. If the address stored in A is less than the 
address stored in D, but greater than the address stored in B, then 
obviously the correct position for the information held in A is 
between the addresses held in B and D. If this condition arises then 
the signal path is changed to D, A, B, C •.• (thus increasing the 
length of the memory by one word), After the next shift pulse the 
contents of D will be held in A, the contents of A held in B and the 
contents of B held in C, As the information held in the memory was 
already in order of ascending address, the condition D > A > B will 
still be maintained and the information path will remain D, A, B, C. 
This uill continue until the first of the all zero words enterR 
register D, when the condition will be D = 0, A > B. This status 
must also maintain the information path D, A, B, C, for t\-lO reasons; 
(i) the reduction of the information path to D, B, C at this stage 
would leave the last address of the sequence "stranded" in register A, 
(ii) th: new information being fed into the store may have an address 
which is greater than any address already held in the memory, in 
which case the condition D = 0, A > B, exactly defines the correct 
insertion position for this address (the other possibility, that the 
new address is smaller than any of the other addresses held in the 
store, is covered by a special case, B = 0, of the D > A > B condition). 
On the next shift command the last address in the information block 
will be fed into register B, and register A is set to all zeros. 
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Neither the condition D > A > B or D = 0, A > B is now true and the 
information path reverts to D, B, C, D (shortening the store length 
by one word), Register D being all zeros causes the clock to remain 
connected to the store shift command until the information block has 
been shifted through the store and the first address appears in 
register D. Register A going to all zeros shows that the insertio~ 
process is at an end, and causes an interrupt to be sent to the micro-
computer, which will eventually cause register A to be refilled with 
new information and the insertion process to be repeated, This cycling 
procedure continues until the store modifying process is complete 
(shown by a change in the OUT3 coding and the removal of the INSERT 
command), 
The insertion of the very first address into a previously 
empty store is a special case, presenting its own problems. It is 
not possible to intr~duce the address word into the information path 
simply by testing for the condition D = B = C = 0, as this occurs 
naturally, even when addt'ess information is already present within 
the store. In order to overcome this problem the ERASE command is 
used to set a bistable. This bistable holds the information path, 
for an empty memory, at n, A, B, c ... Thus the first address word 
fed into A is automatically passed into B. The change in status of 
B, from an all zero condition, is used to reset the bistable, so that 
after the insertion of this first address word the subsequent 
information is introduced to the refresh memory as described in the 
earlier part of this section. 
2.4.?. The DELETE oeeration 
Having considered how an individual address is fed into the 
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memory, it -is appropriate to describe the technique employed to 
remove selective information. This is achieved using the DELETE 
command. As described in the previou::; section, the usual information 
path through the store is B, C, (main memory), D, B ••. when the DELETE 
command appears the normal read operation is halted and the clock is 
used to shift the information block through the store until the first 
item (the lowest address) is held in register D, any further shifting 
is inhibited so long as register A remains at all zeros. The item of 
data to he removed is then fed into register A. This activates the 
shift command and the information block is shifted through the store, 
still following the path B, C, D, B. However before each shift the 
contents of registers A and B are compared. When A = B this shows 
that the address held in B at that time is the address to be deleted 
from the information block. Register A being equal to B causes the 
information path to change 1L"om 0 1 B, c. D to D, C, D (thus reducing 
the length of the store by one word), and the contents of D are also 
fed into A~ register B is set to zero and the address that was held 
there is thus erased from the store. The information path D, C, D 
(D into A), continues until the first of the all zero words enters 
register A (it will simultaneously enter register C). Register A 
going to an all zero condition, together with a DELETE command and 
the status STP.(OUT3 = 004), causes an interrupt to be sent to the 
microprocessor, to show that the defined address has been deleted 
from the store, Register A equal to register B equal to all zeros 
also causes the information path to revert to the sequence B, C, D, B. 
The next address to be deleted is then fed into register A and the 
cycle is repeated until ·the OUT3 coding is changed and the DELETE 
command·is removed. This shows that a particular modification 
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sequence is at an end, and that all the addresses relating to a 
particular symbol have been deleted, while the correct order has been 
maintained for the addresses which are left to form the information 
block. 
It should be noted that the action of the microcomputer is 
the same for both the INSERT operation and the DELETE operation. This 
action being the presentation of an address modifier (to be added to 
the base address) which is changed in response to an interrupt signal. 
Thus the same software may be used for both the INSERT and the DELETE 
operations, it is merely the presence of either an INSERT or a DELETE 
command which distinguishes between them. 
2.4.3. The ERASE Operation 
If it is required to cancel the whole display then it is 
unnecessary to carry out a separate DELETE operation for each symbol, 
the whc:.l.e store may be cle~:red in one pass using the ERASE command. 
The presence of the E~~SE signal causes the information path to change 
to A, B, C, D, A, B, .•••. , and for the clock to be directly connected 
to the shift command of the store, In addition registers B and C are 
forced into an all. zero condition. which is then shifted through the 
store until all registers have been cleared. No direct indication is 
given when the memory has been cleared and thus the ERASE command 
must be held for a time longer than the time taken to make one pass 
through the store. In the prototype unit, where the store length was 
sbtty-eight words (during ERASE) and the clock shift rate was 2 NHz 
(see section 2.5), this time was 32 ~s. For a larger store of, for 
example, 1,024 words, this time would increase to 0.512 ms. 
The ERASE signal also sets a bistable which is used to enable 
the first word to be fed into a blank store (see section 2.4.1). 
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Thus an ERASE command should always be actioned immediately after the 
system is powered-up. 
2,5 The Read O.e..eration 
Once the correct information has been fed into the refresh 
memory in the correct order, it is necessary to use the information to 
control the intensity of the raster. The information, as has already 
been explained, is stored in order of increasing address, and the 
raster sweeps across the screen from the lowest address to the highest. 
As the raster sweeps across the screen an 18-bit counter is 
synchronised with it, thus the status of this counter gives the 
address of the line section through which the electron beam of the 
monitor is passing at any particular instant (this counter is also 
used to derive the line and field synchronising pulses which control 
the raster scan), 
Consider then the sHnatj on where the lot-1est order. address is 
stored in register D, and the raster is commencing a sweep, starting 
at address zero. As the electron beam crosses each line section, the 
address of that section, derived from the 18-bit counter, is compared 
with the address held in register D. If the addresses are not the 
same no action is taken and the display remains unchanged. The raster 
continues its scan across the screen, the counter being incremented 
for each new section crossed, and each count being compared lvith the 
contents of register D. At some time the count will be equal to the 
address held in D. This equivalence caupes two actions to be 
implemented simultaneously. First the status of the display is 
changed, to bright if it was dark, to dark if it was bright, whether 
this change is to be "temporary" or "permanent" is determined by the 
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status of the flag bit held in D. Secondly the refresh memory is 
shifted once. Thus the contents of D are now in B, those of B are 
now in C, and so on. This means that the next highest order address 
held in the information block is now positioned in the D register. 
The comparison between the counter and the D register continues until 
equivalence between the two is again signalled. This again causes a 
change in display status and the next highest address word to be 
shifted into register D. This process continues until the first of 
the all zero words enters register D. The fact that the D register 
goes to an all zero state causes the clock pulse to be connected to 
the shift command of the refresh memory and the information block is 
shifted through the store until the lowest order address, that is the 
first of the block, occupies register D, at this point the shift 
pulses are disabled, leaving the store in the correct state for the 
commencement of the next fraT"'e, 
In practice it is not ti"le main clock signal, which runs at 
4 MRz, and which is used to drive the 18-bit line/intra-line counter, 
which is applied to the shift co11U1\and but a pulse train of half this 
frequency, derived from the counter unit. This is because the system 
was found to be more reliable if the lower clock rate was used. The 
use of a lower shift rate only becomes critical if a very long store 
is employed. Consider the worst case conditions under which the 
shifting of the information block, in order to be ready for the next 
frame, takes place. If only two sections on the screen are addressed, 
and these sections are section 1, the lowest addressable section, and 
section 218-1, the highest addressable section, then these two 
addt"esses t:·:rould be immediately adjacent to one another in the refresh 
store, all the rest of the memory being zeros. Thus after section 
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218-1 has been addressed, in order to be ready for the next frame, the 
store must be shifted through all its stages except one (since two 
positions are occupied) in the time ta~en up by the unused line scans 
(625 less 512) and the field blanking period. This allows approxi-
mately 3.4 ms for the shift operation. At a shift rate of 2 MHz this 
means that a maximum store length of 6,800 ~.,ords may be used, quite 
sufficient for the applications envisaged for this type of V.D.U. 
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3.1 The 8008 Microprocessor 
CHAPTER 3 
SOFTWARE 
The interpretation of the master computer signals and the 
presentation of the correct data to the display store is controlled 
by an Intel 8008 microprocessor. This device is described in detail 
in reference 6 but it is considered appropriate to outline its major 
characteristics at the start of this chapter to facilitate the· under-
standing of the program desc~ibed later. 
l'he 8008 ut~es an 8-bit word and has seven working registers, 
A, B, C, D, E, H and L. The memory is organised in the form of 3778 
word pages and the store location used in any memory reference 
instruction is defined by the contents of registers H and L; the 
contents of register H define the high order (page) address, the 
contents of register L define the low order (word) address. 
In the prototype V.D.U. the 8008 is used in the form of the 
SIM-8 microcomputer (also descrihed in reference 6). The extra 
circuitry of the SIM-8 allows the input of information from two 8-bit 
input ports (INPO and INPl) and the output of information at four 
output ports (OUTO, OUTl, 0UT2, OUT3), All input and output operations 
take place via register A. Register A is also distinguished from the 
other working registers in that it has associated with it four. flags 
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(Carry, Sign, Parity and Zero), which may be set in accordance with 
the status of register A. This allows for conditional jumps 
depending upon the value of a particular flag. 
Interfacing between the microprocessor and the rest of the 
machine is achieved by the use of the STP (Stop) signal, which becomes 
true when the program enters a HLT (Halt) state, and by the use of the 
INT (Interrupt) line, which, when activated, causes the computer to 
leave the HLT state and execute the next instruction. Thus when the 
program :i.s waiting for data from the master processor it enters the 
HLT state and sends out a STP signal. When the input data is ready a 
pulse on the INT line causes the next instruction, in this case an 
input instruction, to be obeyed. Similarly when the microprocessor 
has information which is to be used to modify the display store data 
it E'!nters a HLT state and sends out a STP signal (it is this signal 
that shows that the data present on the output ports is to be 
processed). The machine then awaits an INT signal to show that the 
data has been processed before continuing with the next instruction. 
The program consists of a master segment and five subroutines. 
A complete listing of the program is given in Appendix I. This listing 
was prepared using a cross-assembler program on a Digital Corp. PDP-8 
machine. The program consists of 1,2538 words and thus utilises three 
3778 word P.R.O.M.s (type 1702A P.R.O.M.s were used). The flowchart of 
the program is contained within this chapter, and the rest of the text 
is concerned with program description. 
3.2 The Master Segment 
The program begins by setting output port OUT3 to the cor.re.- :-
status. It will be remember·ed from section 2. 3.1 that it is the 
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status of OUT3 which determines the action taken by the hardware. 
The program then enters a HLT state, awaiting the input of the first 
word of the display sequence from the master processor. This first 
word contains information as to whether the symbol is vertical (Ao = 0) 
or horizontal (A0 = 1), and whether the symbol, if unidirectional, ib 
(DO~~ A1 = 0), or UP (A1 = 1). Bit 0 is shifted into the carry flag 
(A1 being shifted into A0) and a branch made depending upon the flag 
status. As the DOWN/UP test is made at a later stage this information 
is preserved by feeding it into register B (it may not be retained in 
register A as this is used for input and output operations). 
Once the decision has been made as to whether the symbol is to 
be vertical or horizontal the program proceeds along one of two 
parallel paths. One path deals with the sorting of vertical symbols, 
the other with the sorting of horizontal symbols. The action of these 
two paths is the same, it j_~:; simply that the parts of the memory 
addressed by one path refer to display data for vertical components, 
those addressed by the second path refer to display data for hori-
zontal components, thus only one path will be referred to in the text, 
the saine explanations serving for both. 
Let us suppose that the test on the first word shows that a 
vertical character is to be displayed. The next action is to load 
address registers H and L with the start address of the address 
modifiers required for the display of vertical leads. Sub·routine SRTl 
(described in detail in section 3.3) is then used to feed the 
modifiers to the display store, via output ports OUTl and OUT2. 
Following the processing of the lead data the program halts 
and awaits the second word of the display sequence, which defines the 
symbol type. The present program allows for six different symbol 
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types, identified by codes 001 to 006, but this is easily extended 
to the limit of the 8 hit word, i.e, 3778 . A search is made for the 
individual symbol by comparing the contents of register A with that 
of register D. The D register is incremented by one and the 
comparison continued until its value is the same as that of the A 
register. As this search technique is used several times throughout 
the program, D is incremented by calling upon subroutine SRT2. When 
equivalence is determined between registers A and D the program loads 
the H and L registers with the memory location which is the start of 
the data modifications required for the display of the defined symbol. 
Subroutine SRTl is again called upon to feed this information to the 
display store, When the display information has been processed the 
program is then ready to receive the first character word, defining 
the symbol magnitude, However in the case of short cir.cuit symbols 
no magnitude data is requir, i, and the program returns to the start 
position to await the first data word of the next symbol. Voltage 
and current sources present special problems because they are uni-
directional. If the symbol coding is discovered to be either a 
current or voltage source, a test is made as to whether the symbol is 
to be an UP or a DOt.m symbol, This is achieved by retr.ieving the UP I 
DOWN information from register B, feeding it into the carry flag 
position and testing the status of this flag. Depending upon the 
result of this test the H and L registers are loaded with the start 
address of the UP or DOl~ component of the source symbol as appropriate. 
Much of the source symbol is common to all UP and DO~YN, current and 
voltage sources, so, in order to reduce the symbol data. storage 
requirement, only the parts of the symbol which distinguish it from 
the other source symbols are fed to the display store at this stage. 
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When these distinguishing characteristics have been absorbed into the 
display store the program then loads the start address of the data 
which is common to all voltage and curcent sources, and this is then 
presented to the display store (see figure 3.1). 
The program then awaits the third word of the display sequence, 
which defines the first character of the display. It :i.s necessary to 
permanently modify the base address at this stage (as was described in 
section 2.3.1). The magnitude of this first base address shift differs 
depending upon whether a horizontal or a vertical symbol is being 
displayed (see figure 3. 2). A test is made to determine whether the 
first character is zero. If this is the case no action is taken, since 
to display this character would take up space in the display store 
without increas:i.ng the infor.mati.on presented, However a record of the 
first character being zero is kept in register B. If the first 
character is other than zeru a search is made to determine which 
character is called for by incrementing register D and comparing it 
w:i.th the information held in register. A until an equivalence is found. 
At this point the start address of the base address modifiers is 
loaded into the H and L registers and the modifications processed 
using SRTL As a similar procedure is used for the second and third 
characters this action is implemented using a subroutine, SRT4. 
Following the processing of the first character modifiers the base 
address is further shifted in preparation for the second character. 
As the base address shift is the same for the third and fourth 
characters, independent of whether they refer to horizontal or 
vertical symbols, the shifting is incorporated in subroutine SRTS. 
If the first character is zero no shift of the base address takes 
place. 
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LEADS (COMMON) 
SOURCl: SYMBOL 
(COMMON) 
SOURCE 
TYPE 
AND 
ORIENTATION 
(INSERT) 
I 
> 
< 
+ + 
FIG 3.1 SOURCE "Yf'<180L STRUCTURE 
I I 
~---· 
I 
I 
... __ J 
---------------, 
I 
~-- ... 
I 
I 
I I 
L-- .I 
--., 
I 
I 
I I 
L-- J 
I I 
I I 
L- --' 
__ , 
I I 
.. __ .J 
I 
SHIFTING FOR 
H 0 R I Z 0 NT P. L 
SYfv180LS 
SHIFTHlG FOR 
VERTICAL 
sn"BOLS 
FIG 3.2 BAS[ ADDRESS COI"~IPP.RIS ON 
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Again the microprocessor enters the HLT s.tate and remains 
there until an !NT signal causes the fourth word of the display 
sequence to be read into register A. This defines the second 
magnitude character and a test is made to determine whether this 
character is zero, If it is not zero the correct character is 
selected and the necessary data modifications made to the display 
store using SRT4 and SRTl, The base address is then shifted using 
SRTS. However if the second character is found to be a zero a second 
test is made to determine if the first character was also a zero. If 
the first character was other than zero then the second character must 
be displayed as a zero, The start address of the data modifiers for. 
the zero character is loaded into registers H and L and the modifiers 
presented to the display store, SRTS is then used to shift the base 
address in preparation for the next character. If however the first 
character was a zero then ti.. second zero is not displayed and there 
is no further modification to the base address. 
After reading in the fifth word of the display sequence, which 
refers to the third character, the program goes through the same 
sequence as described for the second character, with one exception. 
If the third character is a zero then this zero is always displayed on 
the screen, even if both previous characters were zeros. As the third 
character is always displayed, it is always necessary to shift the 
base address (SRTS) in preparation for the exponent character. 
When the sixth word in the display sequence is read into 
register A a search for the correct exponent character is made in the 
same manner as was used to determine the correct numerals for the 
first, second and third characters. However as this search is carr .i.cd. 
out only once it is included in the main program, rather than as a 
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subroutine. If the exponent character is a zero then the display 
remains unaltered and the program returns to the start to await the 
input of the first word of the next sf'quence, If the exponent 
character is other than zero the start address of the relevant data 
modifiers 1s loaded into registers H and L, and the modifiers fed to 
the output ports using subroutine SRTl. The program then returns to 
the start position, 
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Master ~egment 
SET 
OUT3 = 001 
lt--------~ 
HALT & AWAIT 
INTERRUPT TO INPUT 
ORIENTATION CODE 
- - - INTERRUPI' 
DlPUT SYMBOL 
ORIENTATION CODES 
INTO REGISTER A 
.:iHIFT L.C:..t1.::.,'T 
SIGNIFICANT BIT 
INTO CARRY POSITION 
LOAD REG L~'TER B 
WITH REGISl'ER A 
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YES 
3 
~ 
VERT. SYHBOL 
LOAD START ADDRESS 
OF VERI' • LEAD DIFO. 
CALL SUBROUTINE SRTl 
TO FEED LEAD roo. 
INTO MAIN S'l'ORE 
HALT &: AWAIT SYMBOL 
TYPE DlFORJlATION 
---
- -
INPl11' SYMBOL TYPE 
INFO. INTO A RID. 
t 
CLEAR D Rb'G. 
CALL SUBROUTINE SRT2 
TO SEARCH FOR SYMBOL 
TYPE 
YES 
CALL StmROUTINE SRT2 
4 
- fil -
- - DTTERRUPl' 
I 
4 
YES 
CALL SRT2 
CALL ~2 
YES 
CALL SRT2 
- fi2 -
.flimt. RESI&.rOR 
SYKBOL .. 
WAD VER'l. RES. 
&.rART ADDRESS. 
CALL SRTl TO 
FEED :m INFO. 
VERT. CAPAC rrOR 
:l"YMBOL. 
LOAD VERT. CAP. 
START ADDRESS 
CALL SRTl TO 
FEED IN INFO. 
VERT.. TIIDUCTOR 
SYMBOL. 
WAD VERT. DID. 
START ADDRESS 
CALL SRTl TO 
FEED lN INFO. 
VERT. SHORT CCT. 
SYMBOL. 
WAD VERf". SHORT:_ ' 
START ADDRESS 
CALL SR'l'l TO 
FEED !N !UFO. 
VERT. CURHENT 
SOURCE. 
CALL SRT3 TO 
D:ETERMINE 
sn.moL 
ORIENTATION . 
(UP OR DOWN) 
DOWN SYMBOL. 
ILOAD START ADD. OF VERT. 
DOWN C T.JRRENT 
~ntBC!)L 
CALL SR.Tl TO 
FEED IN INFO. 
LOAD START 
ADD. OF COMMON 
SYMBOL lNFO. 
YES 
I I 
FOR 'lERT. SOURCES 
CALL SRTl TO FEED 
IN mFO. 
UP ~'DmOL~ 
LOAD START 
ADD. OF vUT. 
UP CURRENT 
SYMBOL 
CALL SRTl TO 
FEh.JJ IN mFO. 
VERT. VO.IlrAGE 
SOURCE. 
CALL SRT3 TO 
DE.'l'ERM.DlE 
SYMBOL 
ORIENTATION 
(UP OR DOWN) 
OOiiN S!MBOL. 
I LOAD START ADD. OF VERT. 
DO.VN VOmAGE 
SYMBOL 
CALL SRTl TO 
FEED IN IN.FO. 
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YES 
UP !:I"YMBOL 
LOAD START 
ADD. OF VER'T' • 
UP' V:OilrAGE 
.:.'YMBOL 
CALL SRTl TO 
FEED IN INFO. 
cp 
~ & AWAIT lllTERRUPT 
TO INPt11' F mS'l' 
CHARACTER FOR VERTICAL 
SYMBOLS 
---- INTERRUPJ.' 
INPUT FIR~ VERTICAL 
CHARACTER INFO. INTO 
RID. A 
FEED CHARACTER :mFO. 
mTO REG. B 
SET 
OUTl '-' 014 
ClUT2 = 014 
OUT3 = 002 
. li'tiR . l'OO'UM I 'lll!m1"1P liiiiiTn 
I .-..iN.r...-: I""' W J m N 
1 
HAI/1' &: AW A'l'l' INTERRUPr 
TO SHOll THAT DRrlm 
I I«>DlFICATION HAS BEEN ACTIONED 
1----
- INTERRUPT 
sm 
OUT3 = 001 
~ 
8 
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LOAD Rm. A WITH 
REG. B: 
SET FLAGS IN 
ACCORDANCE W rrH 
THE STATUS OF A 
NO 
Fm~ CHARACTER 
NOT ZERO 
CALL SRT4 -
YES 
SEARCH FOR CORRECT 
CHARACTER & 
STORE MODIFICATION 
CALL SRT5 FOR 
DATUM MODIFICATION 
IN PREPARA'B0!1 FOR 
NEXT CHARACTER 
9 
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FffiST CHARACTER 
ZERO 
NO ~ORE 
MOD IF IC'A'r ION 
rm FURTI-IE.ll 
DATUM MODIFICATION 
~-------r------~ 
HORZ. SYMBOL 
LOAD START ADDRES::i 
OF HORZ LEAD 00'0. 
CALL SUBROUTINE SRTl 
TO FEED LEAD INFO.-. .:; 
INTO MAlN STORE 
HAI/.1' & AWAIT SYMBOL 
TYPE INFORMATION 
INPt1r SYMBOL TYPE 
INFO., .mTO A RID .. 
CLEAR DREG. 
- - INTERRUPr 
CALL SUB ROUT :WE SRT2 
TO SEARCH FOR SYMBOL 
TYPE 
CALL SUBROID'IN.i!: SRT2 
10 
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NO 
CALL SRT2 
YES 
CALL SRT2 
YES 
NO 
CALL SRT2 
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HORZ. RESISTOR 
SYJIBOL. 
LOAD HORZ. RES. 
&'TART ADDRESS 
CALL SRTl TO 
FEED IN INFO. 
HORZ. CAPACITOR 
SYMBOL. 
LOAD HORZ. CAP. 
START ADDRESS 
CALL SRTl TO 
FEED JN mFO. 
HORZ. DWUCTOR 
SYMBOL .. 
LOAD HORZ. mD • 
START ADDRESS 
CALL SRTl TO 
FEED IN 00'0. 
HORZ. SHORT CCT. 
SYMBOL. 
WAD HORZ. SHORT 
START ADDRESS 
CALL SRTl TO 
FEED IN mo. 
HORZ. CURRENT 
SOURCE. 
CALL SRT3 TO 
DETERMmE 
SYMBOL 
ORIENTATION 
(UP OR DOWN) 
NO 
OO«N ~'YMBOL. 
LOAD START 
ADD. OF HORZ. 
oovm c~T 
SYMBOL 
C A.I.I, SRT J. TO 
FEED IN m'O. 
YES 
LOAD 5'rART 
ADD. OF COJ4J«>N 
SYMBOL INFO. 
FOR HORZ. SOURCES 
CALL SRTl TO FEED 
IN INFO. 
UP SYMBOL. 
lOAD START 
ADD. OF HORZ. 
UP CURRENT 
:'JYMBOil'· 
C.ALL SRTl TO 
FEED DT INFO. 
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HORZ. VOIJrAGE 
SOURCE. 
CALL SRT3 TO 
DETERMDJE 
SYMBOL 
ORIENTATION 
(UP OR DOWN) 
NO 
OO.'lN. SYMBOL., 
.WAD START 
ADD. OF HORZ. 
DOWN VOI1l'AGE 
SYMBOL 
CALL SRTl TO 
FEED IN JNFO. 
YES 
SYMBOL l START 
OF HORZ. 
OI1t'AGE 
I SYMBOL CALL SRTl TO I FEl!."D m INFO. 
~ 
HAI1l' & AWAIT INTERRUPT 
TO DfPUT FIRST 
CHARACTER FOR HORIZONTAL 
SYMBOLS 
f-- -
- - -INTERRUPT 
INPUT FIRST HORIZONTAL 
CHARACTER INFO. INTO 
RID. A 
FEED CHARACTER lNFO. 
DmO REG. B 
Sm' 
Ot1rl = 042 
f"'UT2 = 011 
OUT3 = 002 
iOii ~Uld 
MODIFICATION 
HALT & AWAIT INTERRUP!' 
TO SHOW THAT DA!UM 
MOD IF ICA'l' ION HAS BEEN 
ACTIONED; 
- - - - -INTERRUPl' 
SET 
OUT3 = 001 
~ 
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14 
LOAD RID. A WITH 
REG~R 
SET FLAGS IN 
ACCORDANCE W ITR 
THE STATUS OF A 
FIRST CHARACTER 
NOT ZERO 
CALL SRT4 -
YES 
SEARCH FOR CO~T 
CHARACTER & 
STORE MODIFICATION 
CALL SRT5 FOR 
DATUM MODIFICATION 
IN PREPARATION FOR 
NEXT CHARACTER 
9 
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FIRST CHARACTER 
ZERO 
NO STORE 
MODIFICATION 
NO FURTHER 
DATUM MODIFICATION 
r~ 
I 
HALT & A\·7 il.t:T DlTERR UPl' 
TO INPUT SECOND 
CHARACTER INFORJ~~TION 
INPUT SECO~D CHJL~CTER 
MORMATION INTO A REG. 
SET FLAG.:i IN 
ACCORDANCE WITH THE 
STATUS OF REG. A 
h:s 
;:iECOND CHARACTER NOT 
ZERO 
CALL SRT4 - SEARCH 
FOR CORRECT 
CHARACTER & STORE 
MODIFICATION 
15 
-DlTERRUPl' 
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SECOND CHP~CTER ZERO 
TEST E'OR STA1'US~ OF 
FmST CHARACTER (HELD 
m REG.):B) -
COMPARE REG. A ·,·; ITH 
REG. B 
YES 
17 
15 
CALL SRT5 TO 
MODIFY DATUM FOR 
NEXT CHARACTER 
HALT & A;VAIT .nJT. 
TO INPUT THIRD 
CHARACTER 
I 
16 
SEX:OND CHARACTER 
ZERO FOLI.O\V DlG 
NON-ZERO FIRST 
CHARACTi:R 
WAD START ADDRESS 
OF ZERo--cHARACTER 
t
l CALL SRTl TO FEED 
m mo. 
L - - - TIJTRR_llTJPT 
DlPUl' THIRD 
CHARACTER INTO 
REG. A 
SET FLAGS IN 
ACCORDANCE WITH 
THE STATUS OF 
REG. A 
YES 
19 
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SECOND CHARACTER 
ZERO FOLLOWING 
ZERO FmST 
CHARACTER 
NO STORE 
MODIFICATION 
NO DATlRA 
MODIFICATION 
I 
Gf 
TM:IRD CHARACTER NOT 
ZERO 
CALL SRT4 -
SEARCH FOR CORRECT 
CHARACTER & STORE 
MOD IF !CAT ION 
HALT & A\V Arr INTERR UPl' 
TO .mPtn' FOURTH 
CHARACTER (EXPONENT) 
- - -
INPUT FOURTH CHARACTER 
.mTO REG. A 
CALL SRTS TO MODIFY 
DATUM 
TEST FOR ZERO EXPONENT 
CLEAR REG. D 
COMPARE REG. D WITH 
RID. A. 
NO 
EXP01lJEl!lf! NON -ZERO 
CALL SRT2 -
SEARCH FOR CO~T 
EXPONENT CHARACTER 
YES 
c;v 
THIRD CHARACTER ZERO 
LOAD START ADDRESS OF 
ZERO CHARACTER 
CALL SRTl TO FEED .m 
INFORMATION 
I 
- INTERRUPl' 
I 
- 73 -
EXPON.liiT ~~ERO 
NO STORE MODJF !CATION 
~tJmCE COJ.!PLErE 
CALL SRT2 
YES 
I CALL SRT2 
YES 
NO 
CALL SR'l'2 
21 
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KILO SYMBOL 
LOAD Sl'ART ADDRES.-3 OF 
k SYMBOL 
CALL SRTl TO FEED m 
INFORMATION 
SllXtUENC1~ COMPLm'E 
:MF.DA SYMBOL 
LOAD START ~;DDfui:i.ki OF 
M SYMBOL 
CALL SRTl TO FEED n1 
INFORMATION 
S~UENCE COMPLl!."TE 
MILL! SYJ:iBOL 
.WAD 3l'ART ADDRESS OF 
m SYMBOL 
CALL SRTl TO FE:F..:D m 
INFORJ~iAT ION 
S~UENCE COMPLETE 
YES 
NO 
CALL SRT2 
YES 
PIC:O SYMBOL 
LOAD SFART ADDRESS OF 
p .3DffiOL 
CALL SRTl TO FEED IN 
smUENCE COUtPLl!.TE 
1 
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MICRO S"'YMBOL 
LOAD STA.l\T ADDRESS OF 
Jl SYMBOL 
CALL SRTl TO FEED m 
INFORMATION 
d~UENCE COMPL:mE 
NANO SYMBOL 
WAD START ADDRESS OF 
n SYMBOL 
1 cALL SRTl '.r.o FEE-'D m 
INFORMATION 
SEQUENCE CO~~~'TE 
1 
3.3 Subroutine SRTl 
It is the purpose of this subroutine to retrieve the necessary 
base address modifiers from the symbol store and feed them to the 
display store via OUTl and OUT2, the data being changed in response to 
an !NT signal, The process continues until all the modifiers relating 
to a particular symbol, or character, have been absorbed, when control 
is returned to the master segment. 
The first action is to load the C register with the contents 
of the memory location referred to by the H and L registers, the 
status of H and L being determined by the selection procedures out-
lined in the discussion of the master segment, and being set to the 
code which is the start address of the modifier block relating to the 
S}~bol to be displayed, The first location in the modifier block 
(which is fed into register C) is not itself a modifier but relates to 
the number of modifiers in ... i1at block. This information is necessary 
since the number of modifiers varies greatly from block to block, e.g. 
28 for a horizontal short circuit symbol, 368 for. a horizontal 
capacitor, It will be recalled that each modifier consists of two 
parts, a line modification, fed to output port OUT2, and an intra-line 
modification, fed to output port OUTl. Thus the figure.now held in 
register C, which refers to the number of modifiers in the block, is, 
in fact, equal to half the number of store locations in the block. 
After each modifier has been processed register C is decremented, thus 
the modification sequence is at an end when register C becomes equal 
to zero, 
Initially register D is set to zero. It is the most 
significant bit (D7) of this register that records whether the 
information retrieved from the modifier block is a line modifier 
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(D7 = 1) • or an intra-line modifier (D7 = 0). A test is made to 
determine if the L register is all ones. If it is then the next 
location to be accessed is on the next page and the page address 
(register H) is incremented. Following this the L register itself is 
incremented. The status of n7 is tested to determine whether a line 
modifier is to be processed next, or. an intra.-line modifier. If it is 
to be an intra-line modifier the correct data is retrieved from- the 
symbol store and fed to output port OUTl. n7 is set to a one to show 
that the next modifier will be a line modifier. If on testing n7 is 
already a one then the retrieved information is fed to output port OUT2. 
OUT3 is then set to 004 and the program brought to a halt. The STP 
signal. together with the 0UT3 coding. cause the OUTl. OUT2 data to be 
processed by the display sto·re hardware. 
When the data has been processed an INT signal is received and 
the program continues. Register C is decremented and tested for zero 
status. If registet' C is net zcrc then the scq\lencc described above 
is repeated; using the next data in the modifier block. If. however, 
register C is set at zero then all the modifiers in this block have 
been processed. The coding of OUT3 is changed, to show that this 
sequence is at an end, and control is returned to the master segment. 
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25 
0---:-· 
I 
Subroutine SRTl 
(Begin 
LOAD C Rm. WITH 
Fffi&.l' WORD OF 
MODJFIER BLOCK 
(= NO. OF 
MODIFIERS = t 
NO. OF &'TORE 
WCATIONS) 
CLEAR DREG. 
LOAD A REG. WITH "l 
ALL ONES 
COMPARE WITH L 
a:c:x;.. 
YES 
NO 
lNCREMENT WORD ADD. 
(L RmiSTER) 
23 
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END OF PAGE 
INCREMNET PAGE ADD. 
(H REGISTER) 
23 
LOAD A REG. WITH 
DREG. 
SHIFT M.S.B. OF 
A REG 000 CARRY 
.POSITION 
TEm' FOR LINE 
MODIFIER OR INTRA 
-LINE MODIFIER 
NO 
INTRA-LINE 
MODIFIER. 
FETCH MOD IF l.ER 
FROM MEMORY AND 
FEED TO OUTl 
SET 
D REG.=·200 
(SHCJRS NEXT 
MODIFIER IS A 
LINE MODIFIER) 
YES 
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LlllE MODIFIER 
FETCH MODIFIER 
FROM MEMORY AND 
FEED TO OUT2 
S:ET 
OUT3 = 004 
(SHOWS THIS IS A 
NON-PERMANENT 
MODIFICATION OF 
DATUM) 
HAIJl' & AWAIT DTT. 
TO SHOW THA'!' 
MODIFIERS HAVE 
BEEN PROCESSED 
24 
- - INTERRUFT 
DECREMENT C REG. 
LO.Ul A REG. VI ITH 
CONTmTs OF C REG • 
.3ET FLAGS IN 
ACCORDANCE VIITH 
THE CONTENTS REG. 
A 
NO 
NO MORE MODIFIERS 
ni THIS BLOCK. 
SET 
OUT3 = 001 
(TO SHOW SEQUENCE 
IS AT AN END) 
RETURN TO MAIN 
PROGRAM 
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FUR'l'IER MODTli'!ERS 
IN THIS BLOCK. 
REPE.Il..T :~fllUENCE 
3.4 Subroutine SRT2 
This is a simple subroutine, but one which is widely used 
when searching for symbol and character types. Register D is 
incremented and then compared with register A. This comparison has 
the effect of setting the zero flag if A = D, thus when control is 
returned to the master segment the value of register A may be 
determined. 
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Subroutine SRT2 
(Begin 
DICREMENT D RIDISI'ER 
COMPARE D REGISTER 
WITH A REGISTER 
RE.'TURN TO MA.m 
PROGRAM 
End) 
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3.5 Subroutine SRTJ 
Again· this is a very simple subroutine, which is used four 
times in the master segment, for the determination of symbol orient-
ation (UP or DOWN). The orientation status is, at the stage when this 
subroutine is called upon, recorded in register B, bit 0. This data is 
fed into the A register and then shifted into the carry flag position. 
Thus on return to the main segment the carry flag may be tested to 
determine the symbol orientation. 
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Subroutine SRT3 
(Begin 
LOAD A REGISTER WITH 
CONTENTS OF B RIDISTER 
SHIFT LEAST 3IGNIFICA1iT 
BIT INTO CARRY POSITION 
RETURN TO MAIN PROGRAM I I 
c---End 
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3.6 Subroutine SR'l'4 
This subroutine is used in the search for the correct numeral 
(other than zero) to be used for the first, second and third 
characters. It consists of incrementing register D (using SRT2) and 
testing for equivalence between register A and register D. When 
equival~nce is detected the start address of the correct data modifier 
block is fed into registers H and L and the modifiers processed using 
SRTl, 
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SET: 
D:- Rm. = 001 
COMPARE D REG. 
WrrH A REG. 
26 
Subroutine SRT4 
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ONE snmoL. 
WAD START ADD. 
OF l snmorJ 
CALL SRTl TO FEED 
IN INFO. 
TWO snmoL. 
WAD START ADD. 
OF 2 snmoL 
CALL SRTl TO FEli.'D 
IN INFO. 
THREE SYJ,ffiOL. 
WAD START ADD. 
OF 3 SYMBOL 
CALL SRTl TO FEED 
:m INFO. 
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FOUR SYMBOL. 
LOAD START ADD. 
OF 4 SYMBOL 
CALL SRTl TO FEED 
IN INFO. 
FIVE SYMBOL. 
LOAD START ADD. 
OF 5 SYMBOL 
CALL SRTl TO FEEil 
IN INFO. 
SIX sn.mOL. 
LOAD START ADD. 
OF 6 SYMBOL 
CALL SRTl TO FEED 
IN INFO. 
SEVEN SYMBOL. 
LOAD STARr ADD. 
OF SEVEN SYl.ffiOL 
CALL SRTl TO FEED 
IN INFO. 
I 
NINE SYMBOL. 
Wi\D START ADDREJS 
OF 9 SYMBOL 
CALL SRTl TO FEED 
IN INFO. 
27 ~----'-----t 
RETURN TO r~tUN 
PROGRAM 
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EIGHT 5'nffiOL. 
WAD START ADDRESS 
OF 8 5'YMBOL 
CALL SRTl TO FEED 
IN INFO. 
3,7 Subroutine SRTS 
This subroutine is used to modify the base address in 
preparation for the second, third and fourth characters. It cannot be 
used for the base address modification for the first character since 
that is a special case, shifting values being different from those 
used in SRTS, 
The subroutine begins by preserving the information held in the 
A register (which refers to the character type) by feeding it into 
register E. The necessary line shift and intra-line shift are then fed 
to OUT2 and OUTl respectively. OUT3 is set to 002, to show that the 
OUTl, OUT2 data is to alter the base address,and the data is processed 
when the program comes to a halt and the STP signal is enabled. 
lVhen an INT signal is received the program continues. The OUT3 
coding is changed to 001, to show that the base address shifting is at 
an end. The character type information is returned to the A register 
frum the E register, and the status flags set in accordance ~.;rith that 
information, Control is then returned to the master segment. 
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~"tlbroutine ~'1'5 
(Begin 
LOAD E REG • \7 I'l.'H A R.E.'G. 
SET 
OUTl = 001 
OUT2 "' 000 
Ol1r3 = 002 
(OUT3 CODING SHOV/S THAT 
THIS IS A PERUANENT 
MODIFICATION OF THE 
DATUM) 
HALT & AGAIT INTERRUPT 
TO SHCJR THAT 
MODIFICATION. HAS BEEN 
PROOF-1SED 
!-- - -- - - INTERRUPT 
SET 
OUT3 = 001 
(TO SHOW THAT THE 
MODIFICATION SEQUENCE 
IS AT AN END) 
LOAD A REG. WITH E REG. 
SET FLAGS ll~ ACCORDANCE 
\1 ITH THE STATU3 OF 
am. A 
RETURN TO MAIN PROGRAM 
A 
-
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4.1 The Hardware Design 
CHAPTER 4 
HARDWARE 
During the following discussions attention is drawn to the 
schematic diagrams of Appendix IV. These define the detailed logic 
structure of the prototype unit. It will be noted that in some cases 
the ~ating is not in its minimal form but it should be borne in mind 
that the many connections made during modifications had to utilise 
whatever spare gates were available on the board that was being 
modified. 
The hardware consists of nine general purpose printed circuit 
boards. Except in one case this physical breakdown of the circuitry 
also provides a convenient division of the design into individual 
sections, each of which will be described in turn. The exception to 
the above comment is the structure of register A, which, for reasons of 
space, had to be built on two separate boards. In the description of 
this unit register A will be considered as a whole. 
The various boards are listed below:-
Board No. 1, Adder Unit. 
2. Register A, Part I. 
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Schematic Diagram No. 
(Appendix IV) 
S.l 
S.2 
Board No. 3, Register A, Part II. 
4. Register B, 
5. Register c. 
6. Magnitude Comparators. 
7, Main Store. 
8. Insertion/Deletion Control. 
9. Monitor Control. 
4. 2 The Adder Unit 
Schematic Diagram No. 
(Appendix IV) 
S.3 
S.4 
S.5 
s.6 
S.7 
s.s 
S.9 
The Adder Unit consists .of a 17-bit regis·ter, which is used 
to hold the base address and to which all base address modifiers are 
added, using the further circuitry contained on this board. A 17-bit, 
rather than an 18-bit, register is used to hold the base address 
because of space restrictions on this board. The only limitation this 
places on thP. nperati.on of the un:i.t is that. all base addresses must 
refer to positions in the first field, where the most significant bit 
of the base address is a zer·a. This causes no problems whatsoever 
when the V,D,U. is used to display circuit diagrams, indeed there is 
some advantage in dispensing with field interlacing (and hence with 
the field bit) for this type of display (see section 5,1). HowE~Ver, 
as the packing density is considered to be too high (see Appendix IV), 
it is suggested that the Adder Unit should utilise two boards rather 
than one, in which case there would be plenty of room for the extra 
bit position in the base address register. 
The base address, from the master computer, is fed into the 
base address register on receipt of a clock-in signal, BASE ADDRESS 
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LOAD, It is essential that before the new base address is fed into 
the register. the register is cleared by the signal CLEAR BASE 
ADDRESS. 
Once the base address is staticised in the base address 
register it is fed to the inputs of an 18-bit adder network, where it 
is summed with the output of the OUTl, OUT2 ports (i.n the manner 
described in section 2,3), The result of this addition is presented 
to other units of the V.D.U. for further processing, However, should 
the OUTl, 0UT2 information be accompanied by 0UT3 = 002, the base 
address itself is to be changed (in preparation for the display of 
characters). If this is the case then, the appearance of the STP 
signal, which occurs after the OUTl. OUT2 and OUTJ data has been 
stabilised, causes the new base address to be clocked into the base 
address register, Figure 4,1 shows one element of the register/adder 
arrangement to illustrate t: is process. 
This board also contains a bistable which is used to staticise 
the interrupt status. An interrupt will be recorded:-
(i) Following a change of base address. 
(ii) Following the completion of an INSERT or DELETE 
operation (this signal is derived from the 
Insert/Delete Control board). 
(iii) On receipt of a signal from the master computer 
when new information is to be fed into the 
microprocessor. 
The interrupt signal is held until the STP signal goes off, showing 
that the microprocessor has actioned the interrupt. 
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4.3 The A Register 
Register A consists of a 19-hit register which is used to hold 
the results of the additions performed by the Adder Unit, A diagram 
of one stage of the register is shown in figure 4.2, One bit of the A 
register holds the flag bit, which is derived directly from the output 
of the microprocessor, The information is fed into the A register by 
the signal PST REG A (preset register A) which is produced by the 
occurrence of OUT3 = 004 and a STP signal. Register A is cleared by 
the status OUT3 = 004 and STP, which will precede any feed-in status. 
The signal PST REG A should be short in order not to slow up the store 
modification proc•ass. However it must be greater than 30 ns, in order 
to ensure the correct setting of the SN 7474 bistables19 used in the A 
register. The signal w:i.dth used i.n the prototype unit t..ras 90 ns. The 
information held in the A register is fed back on itself (keeping the 
contents of A constant) untjl, under the command of the Insertion/ 
Deletion Control board, the information path changes {as described 1n 
section 2.4). 
4.4 Registers_! and C 
Each of these registers occupy a single board, however their 
structure ind operation is so similar that they may be described 
together. Figure 4.3 shows an example of a single stage, which 
applies to both register B and register C. 
Registers B and C form the first two word positions of the 
display store. In each case the input to the register may come from 
one of two sources, under the control of signals from the Insertion/ 
Deletion Control board. During a read sequence the input to B will 
be derived from the last register of the display store, known as 
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reg:tster D, and the output of register B forms the input to register C. 
However during the insertion process the input to register B will, at 
some point, be derived from register A. tolhereas during the delete 
process tho~ input to register C is derived from register D (see 
section 2.4.2). 
It is via the B and C registers that the ERASE command is made 
effective. The ERASE signal forces both registers into an all zero 
condition, a state which is then shifted through the rest of the store. 
As on other boards, signals with a heavy loading are buffered using 
the SN 7407. In order to make the most efficient use of the available 
gates, the buffering for both registers is carried out on the B 
register board. 
4.5 Magni~ude ~ompar~tors 
The comparators may be divided into three sections. The first 
two sections are concerned '\.. :.th comparing the status of register A 
(other than the flag bit) with the status of registers B and D (again 
excluding the flag bit). The signals derived from these comparisons 
cause the Insertion/Deletion Control Board to organise the information 
path during Insert and Delete operations. The third comparator 
section compares the status of register. D with the status of the 
counter which defines the position of the raster on the monitor screen 
(signals E0 - E17). When equivalence is detected between these two 
sets of signals the status of the display is changed and the store 
shifted through one word position (see section 2.5). 
It will be noted that the organisation of this final comparator 
section is rather different from that of the first two sections. Its 
more parallel structure was required in order that the equivalence 
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signal, produced during the high speed read operation, was long enough 
to provide the required shift command, 
4,6 The Display Store 
A single element of the 19-bit wide store is shown in figure 
4.4. The Display Store board holds the bulk of the refresh memory in 
nine teen parallel 64-bit shift registers, In a commercial system a 
much longer store would be required, and this might occupy several 
boards. As it is necessary to run the MOS registers at 11 v·, in order 
to achieve the required shift rate, interfacing circuitry is included 
at both the start and the finish of the store, to convert from TTL to 
MOS signal levels and vice versa, 
The conversion from TTL signals levels to the signal levels 
required to drive the MOS shift registers is carried out by using 
SN 7407 open collector buffers with a pull-up resistor to the MOS 
supply·rail. The pull-up resistors need to be as small as possible 
in order that the si_gnals rP.acll ::1 "l" level as fast .<~s possibl~. 
However they must be large enough to protect the output transistors of 
the SN 7407 units from excessive currents during the time they are 
switched on. The conversion from MOS signal levels to TTL signal 
levels is easily achieved by means of the CD 4049 inverting interface 
unit, 
4.7 Insertion/Deletion Control 
The Insertion/Deletion Control board is perhaps the most 
complicated section of the whole design. As may be seen from figure 
S.8, Appendix IV, the gating structure is quite involved, and does 
not follow the regular pattern of tne other boarns. 
The action'of this board may be split up into four sections:-
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(i) the control of the information path during 
Insert operations, 
(ii) the control of the information path during 
nelete operations, 
(iii) the p·roduction of an interrupt signal to show 
that an Insert, or Delete, operation has been 
completed, 
(:i.v) the control of the signal to shift information 
through the display store during Insert, Delete 
Erase and Read operations. 
4.7.1 Information Path Control (Insert) 
A detailed diagram of the gating relevant to the control of 
the information path durfng the Insert operation is shown in figure 
4. 5.. The gates operate under the command of signals produced on the 
Magnitude Comparator board. These result in the formation of commands 
which cause the information path to change from D~ B~ C, ••. D ·to 
D, A, B, C, D in order to facilitate the introduction of new data 
to the display store. The operation is described in detail in section 
2.4.1, but in general the conditions for information insertion are:-
(i) A < D and B = 0 (when the new address is 
smaller than any other 
address in the information 
(ii) B < A < D 
(iii) A > B and D = 0 
block) •. 
(when the new address is 
larger than any other address 
in the information block). 
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Special consideration must be given to the insertion of the 
first address word into an empty store. Condition (iii), which 
initially does apply, is not sufficient to cover this case since some 
bits of the address word are shifted into register B faster than 
others. At some stage the condition A > B no longer holds and the 
signal path A to B is cancelled before all the information is 
staticised in register B. This problem was experienced during the 
commissioning of the equipment, and the solution adopted was the 
introduction of a bistable which is set by the ERASE command. Thus 
whenever the display store is completely emptied this bistable is set, 
and, as long as it is set, it maintains the information path D, A, B, 
C, •.• D. The bi~table is not reset until register A goes to an all 
zeros condition, that is until after the slowest bit transfer from 
register A to register B has taken place. 
4.7.2 Information Path Control (Delete) 
The section of the control board which organises the inform-
ation path during a Delete operation is shown in figure 4.6. Again 
the Delete operation itself has already been discussed in·section 
2.4.2. The main event is the reduction of the information path from 
D, B, C, ..• D to D, C .•• D when A= B. This is achieved by using 
the status A = B (other than when A = 0) during the presence of a 
DELETE signal to set a bistable. This breaks the path D to B and 
completes the paths D to C and D to A. This situation continues 
until the end of the information block is reached, when the status 
A = D = 0 resets the bistable. 
4.7.3 Interrupt Con~rol 
At the end of each Insert and Delete operation an interrupt 
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signal must be sent to the microprocessor in ord-er ·that the next 
i 
address modifiers might be presented. The organisirg logic for the 
I 
control of such interrupts is shown in figure 4,7. Interrupts are 
sent to the microprocessor,via the Adder Unit, when register A 
becomes zero in the case of an Insert operation, or when register B 
becomes zero in the case of a Delete operation. The use of a clocked 
bistable ensures that an interrupt is only sent when register A goes 
to an all :~era state, and not merely when register A is all zeros (as 
occurs quite naturally during Insert and Delete operations). This 
bistable is reset by a return signal from the interrupt bistable on 
the Adder board, showing that the interrupt has been recorded there, 
and also by an ERASE signal, to ensure that it is in the correct state 
after the system has been powered-up. Before an interrupt signal is 
sent it is also a requirenent that the signals STP and OUT3 = 004 are 
present, showing that the microprocessor is in the correct state to 
accept this form of interrupt. 
4.7.4 Shift Command Control 
A detailed diagram of the circuitry controlling the shifting 
of information in the display store is shown in figure 4.8. Address 
words are shifted through the store in response to:-
(i) MOVE STORE signals from the Monitor Control 
board (see next section) during a read operation, 
(ii) register D being in an all zero state (in order 
that the first word of the information block is 
ready for the start of the next frame, see 
section 2 ,5), 
(iii) signals STP.OUT3(= 004) during Insert and Delete 
operations, 
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(iv) an ERASE command, when the all zero status of 
registers B and C is shifted through the whole 
store. 
Each MOVE STORE pulse causes only a single shift through the 
store, but the conditions mentioned in (ii), (iii) and (iv) above 
cause a sub-harmonic of the main clock frequency to shift information 
through the store until the signal in question (D = 0, STP.OUT(= 004), 
or ERASE) is removed. 
In the original design the appearance of the STP signal (when 
OUT3 = 004) immediately caused the CLK II signal to be fed through to 
the shift signal of the store. If the appearance of the STP signal 
coincided with a low state on the CLK II line, however, this resulted 
in the immediate production of an edge on the shift line of the store. 
This led to the corruption of information, since it was only on the 
appearance of the same STP signal that the result of the addition of 
the OUT1/0UT2 information to the base address is fed into register A. 
The introduction of the bistable shown in figure 4.8 delays the effect 
of the STP signal on the shift line until after the clock next goes 
high. This allows at least half a CLK II period between the appearance 
of the STP ~ignal· and the first shifting signal being sent out to the 
display store, ample time for the contents of registers A, B and D to 
determine the correct information path. This bistable is disabled when 
register A is cleared, that is at the end of the Insert, or Delete, 
operation. 
4.8 Monitor Control 
The Monitor Control board contains the line and line-section 
counters which, together with the necessary gating, provide monitor 
synchronising (line and .field) and video signals. 
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The_counter may be divided into two parts. The first part 
consists of an 8-bit synchronous counter which, together with the 
clock signal itself, divides each line into 512 sections. When all 
eight bits are at one level (at the end of each line) a monostable 1s 
fired to provide the 12 ~s line blanking pulse. After a delay of 
1.5 ~s, provided by the open collector/Schmitt trigger arrangement 
detailed in figure 4.9, a second monostable is fired to provide a 
line sync. pulse of 4,7 ~~ 5 • A similar operation occurs at the end 
of each field when the second counter block, the line counter, is set 
to all ones. This condition is used to fire the 3.1 ms field blanking 
pulse (this pulse covers the time to draw the unused, 312-255 lines), 
after a delay of 1 ms the·l,2 ms fi.eld sync. pulse is fired, 
The field blanking pulses are fired as soon as the less 
significant half of the line section counter is in an all ones 
condition, and when the line counter itself is also set to all ones, 
i.e. half-way through the 256th line of each field. However it is 
necessary to distinguish between the first and second fields in order 
to achieve the line interlacing described in section 2.3. The final 
stage of the line counter allows this distinction to be made, since it 
is in fact a field flag, being set to zero during the first field, and 
set to one during the second field, If the field flag is zero when 
the field blanking pulse is fired then the line section count is 
allowed to continue without interruption and a line sync. pulse is 
fired at the end of the 256th line (within the field blanking period). 
The line count (other than the field flag) is held at zero during the 
field blanking period, the line sync. pulses, however, continue. If 
the field flag is set wher1 the field blanking pulse is fired, at the. 
end of the second field·, a monostable is fired which resets the line 
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co.unter. The next line sync. pulse is not then produced until the 
line section counter again reaches an all ones condition, that is a 
time equivalent to one-and-a-half lines after the previous line sync. 
pulse. This sequence means that the line sync. pulses of the first 
field are half a line out of step with the line sync. pulses of the 
second field, and thus the two fields are interlaced, see figure 4.10. 
If, as a result of the comparison of the line and line section 
counters with the contents of register D, an equivalence signal is 
received, from the comparator board, a monostable is fired to stretch 
the pulse to a width suitable for the shifting of the display store. 
This pulse is sent to the Insertion/Deletion Control board as the 
MOVE STORE signal, but is inhibited during INSERT and DELETE op·erations 
in order that spurious shift signals do not interfere with those 
processes, 
The equivalence signal is also needed to control the video 
signal. The video cbntrol section is detailed in figure 4.11. The 
general level of the display is determined by the setting of the 
bistable. If a white-on-black display is required the signal is set 
to the black level at the start of each field by using the field 
blanking pulse to clear the bistable. If a black-on-white display is 
required the field blanking signal is used to preset the bistable to 
a one level. If an equivalence signal should appear when the flag 
bit of register D is at a one level then the video intensity change 
is to last for only one line section. In this case the stretched 
equivalence signal alters the status of the video signal, from black 
to white or white to black, without changing the status of the bistable. 
Thus 't>lhen the equivalence signal is removed the video signal r.etur.ns to 
its original level. However if the equivalence signal appears when the 
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D register flag bit is low a permanent change in video level is 
required, and· thus the status of the bistable is altered. 
4.9 Cost 
In determining the cost of the prototype unit no allowance 
has been made for the provision of a television monitor, since a 
monitor purchased for a conventional use could serve as the display 
device. Only those components of the SIM-8 microcomputer. that ar.e 
necessary to the operation of the V.D.U. are included in the pricing, 
e.g. no use is made of the lK of R.A.M. available in the SIM-8 and so 
is not included in the estimated cost. 
Two overall prices are given, One bases all costs, other 
than discrete components such as resistors and capacitors, at their 
unit price, the second costs all components, other than the micro-
processor and power supplies (which are used only once in each unit), 
at 100 off prices. 
Price Breakdow-n: 
Random Logic 
Display Store (10 x MC 14517CP) 
Discrete Components 
General Purpose P.C. Boards 
P.C. Boards Edge Connectors 
(Wire-wrap) 
8008 Microprocessor 
P,R,O,M.s (1702A) 
Microprocessor Units (0/P Latches, 
Interrupt Circuitry, etc.) 
Power Supplies: 
5 V, 9 A 
12V,0,5A 
TOTAL 
Unit Pricing 
E 
88 
33 
(10) 
43 
15 
20 
77 
18 
35 
17 
356 
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100 off Pricing 
E 
60 
22 
10 
34 
12 
(20) 
63 
11 
(35) 
(17) 
2.84 
The program used in the prototype unit occupies three 1702A 
P.R.O,M.s c.nd the display data uses four more. This however does not 
include a full set of display information for. vertical components, to 
include this would require another P.R.O.M. - eight in all. The 
display store of the prototype unit is only 64 words long, which is 
adequate for demonstrating the principles of the design but not 
sufficient for a commercial unit. It is considered that a display 
store of 1,024 words would be required in such a device. A large 
store however will cost proportionately less than a small one, since 
a large store will justify the implementation of shift-register 
multiplexing (outlined in section 1.6.1) and allow the use of slower, 
and therefore cheaper, shift registers. Such a store of 1,024 words 
may be constructed using the Signetics 2527, 3 MHz, 256-bit shift 
register, at a total device cost of £203, giving a machine cost of 
approximately £467. Howeve~ it is one of the main features of the 
design that the unit may be used with only a small, inexpensive 
display store, which may be expanded at a later date. 
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5.1 Display Format 
CHAPTER 5 
DISPLAY STYLE & 
PROJECT REVIElol 
Plates PS.l to PS.lS illustrate the type of display produced 
by the V.D.U. Unfortunately, as the display store was just 64 words 
long, it was possible to display only a single horizontal circuit 
symbol and up to three characters (depending upon the symbol and 
character types) at any one time. The restriction on the display of 
vertical characters is even ,-:reater because of the lar_ge number of 
addresses required to describe the component leads. It was, in fact, 
necessary to truncate the leads of vertical components in order to 
display even one of them. Plate P 5.1 showing three vertical 
components is a multi-exposure photograph, only one of the symbols 
\-las displayed at any one time, 
As only a small display store was available a rather stylised 
form was adopted for the display of voltage and current sources, as 
shown in plates P5.2 and P5.3. This allowed the overall size of the 
symbol to be smaller than if a circle had been used, while still 
maintaining the clarity of the display. It will be noted that the 
symbo~ic form of the inductor (see plates P5.4 and P5.9) is different 
from that of the other components. Originally this too was in o_rder 
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to save on the number of addresses required for component description. 
However it is suggested that in any future work this format is 
adopted for all circuit components, This will allow common inform-
ation (that relating to the leads and an empty box) to be used for all 
symbols, with the need to store only a small amount of information, 
this being a single letter R, C, V, etc,, in order to distinguish 
between symbol types, 
The photographs shown in this chapter also serve to illustrate 
the major drawback with the addressing style adopted, This is that 
new information inserted into the display store cannot relate to 
screen positions which are immediately adjacent to positions already 
held in store, as this would require the store to shift in zero time. 
Thus it is not possible for the specific symbol information, 
relating for example to a capacitor, to be inserted between the 
common lead information, tvit'1out taking account of this restriction. 
One solution to this problem is to put the lead information relating 
to a symbol in a different field from that used by the lead section 
of the individual symbol design, This allows the separate lead 
sections to be close together on the screen, but widely separated in 
time. However this does result in a slight step in the leads of the 
displayed component, e.g. Plate PS.S. Another possible solution is 
to introduce a small gap in the leads to allow time for the display 
store to shift to the next address (e.g. Plates PS.6 and P5.7), 
however this is not considered to give a very satisfactory display. 
Perhaps the best solution is to eliminate the interlacing between 
fields, so that the second field is directly superimposed on top of 
the first field. This allows parts of the image to be immediately 
adjacent to one another, or even to overlap, and yet still be widely 
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separated in time. Such action does of course mean that the vertical 
definition is reduced, there now being only 256 separate lines instead 
of 512. However for the display of circuit diagrams this is considered 
to be quite sufficient, and has the advantage that in some cases the 
amount of information required to describe a particular component can 
be reduced. Plates P5.8, P5.9 and P5.1.0 are examples of the type of 
image displayed when interlacing is not used (all the other plates 
employ interlacing). 
The style of the display may be either a white image on a 
black background, or a black image on a white background. If the 
ambient light intensity·was high the white-on-black display was found 
to "be the most satisfactory. However, when the operator is alert, it 
is possible to discern a slight flicker on some parts (particularly 
long horizontal lines) of the :i.mage. This is due to the fact that 
the refresh r·ate is only 25 -Frames/ sec. This flicker becomes less 
discernible the longer one works with the display. With the black-
on-white image no fli.cker is noticeable because of the high background 
ill~mination, and this gives a very easy to read display as long as 
the ambient lighting is not too intense. It is indeed unfortunate 
that the photographs of this display mode cannot adequately convey its 
merits compar.ed to the white-on-black image. 
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5.2 Project Review 
The project was, on the whole, quite successful, as the 
photographic plates illustrate. Many of the problems experienced 
resulted from the attempt to run the M,O.S. display store at maximum 
speed, resulting in this section of the unit being quite sensitive to 
changes in supply potential. Noise problems were experienced i.n the 
rest of the hardware and this is considered to be due to the very high 
packing density employed. In the later stages of the commissioning 
contact problems were experienced with the printed circuit board edge 
connectors, particularly those of the Insertion/Deletion Control and 
Monitor Control boards, these being the boards that had most often 
been removed from the rack for modification. 
It is believed that the most important development of this 
project was the design of an image addressing format that allows the 
display of precise (if simpl~J designs on a raster scan display 
without recourse to stores of enormous capacity. Indeed it is one of 
the major advantages of the technique employed that the system may be 
operated with only a very small amount of storage, which may be 
expanded at a later date, perhaps when more funds become available. 
Though the particular design described in this thesis is 
restricted to the display of circuit diagrams, this restriction is 
only imposed by the design of the software, and thus·:i.s easily over-
come. It is suggested, in fact, that .. the use of the microprocessor 
to actually develop images, under software control, rather than simply 
organising the transfer of information from symbol store to display 
store, might be the most interesting use for this type of unit. 
As time goes on the cost of semiconductor storage will continue 
to fall and eventually a point will be reached when there is no economic 
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advantage in using an efficient storage system. However it is 
apparent that the time has not yet been reached, and that the type 
of unit des'cribed in th:i.s thesis could be very useful in situations 
where same graphic facilities are required but where financial 
resources are limited. 
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APPENDIX I 
PROGRAM LISTING 
The following pages contain a program listing of the software 
described in Chapter 3. This listing was prepared on a PDP-BE 
computer using a Cross-Assembler program for the Intel 8008 micro-
processor, The fi.r.st column gives the octal address of the 
instruction, the next column the instruction in octal, this is 
followed by the instruction mnemonic. 
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liA'f kJ-4~~ 
~k;)IJ it'JUh LAI :3'16 / ~llJW:, .:;,'11-\n."l Jr il :v J :..; - .• , J U I to 1 1 .\1 l; 
l:i41tJI 3'16 
1041rJ~ I~·/ L.IUT 3 I' .::. 1!:1..1 U 1-~" G t!. 
1641tJ3 tcJicJ~ STArtl HLT 
04U~ 1tJ3 lo'lir j /li'lt-Ul HllM Jn \1 1!-nl• u,... Ju [') .:~ 
lcjqi;:j~ k..ll~ 1\rtC l'll.li-N '& 1 to 'I 11J~ un \#En.l CJ,•ir.J.~ ~;" 1 ~ 
IIJ-4k16 311fJ L.BA 
r.AftJ7 hh:.i Ji'C VErtl 
vJ411.:1 1.1~4 
~11 liJ0l 
rd41 P. ~56 L.!il ldli)4 /.STAkT I)Ji HOI\Z LF.ADS 
ic)41 3 li)lt.)4 
0414 itJ66 LLi IL.IkJkJ 
lfi41 ::; tcJ lrhJ 
lc)41 b 11(.)6 CAL ::iriTl I' FCJh t'JO Dk. ~ -J .UI Jo 1 C.A ll ui'll 
0417 :J66 
~2~ liHJ2 
~121 HJLI ,J;'1 P · H COI"lj-1 hJ.V.Ir'!) "1\) 1'1£~·· aouH HJM Cv:"ir0:-a:,\i"l,:, 
itJ42~ ~43 
irJ423 lf.lijl 
~24 lrJ~6 ~~:h'f L!il IQ06 I' STAhl Ot vEhl' LEAD!) 
~2!) LJifJ6 
ic)q~6 IC.i66 LLI 31~ 
11)42'/ 313 
U43kJ lUb CAL !)hTl 
0431 36() 
W.31:! itjicJ~ 
0433 iiJIOIU Hl.l 
~34 HJ3 INr I , 1 ~~ ,.-u ·r COtwtt'0.:\1 ~\j '& 11\J ao· u 
kl43~ ft.)J6 L Dl 10~10 
10436 icJtrJtrJ 
11)437 1U6 CAL. .Snl2 /U~I!.D 1"0 i'10DI r v D I•" CO.'l~ ·n~-r 
id44k) 03!;) 
ld44l 1(.11(13 
kl44~ I ~lu J1",l \itt~~~ /I :·U-'Ul COOl!: ~~· ~43 ~~~ 
ill444 IQit)l 
k)445 hJ6 C.HL !)h1'2· 
U446 ;J3~ 
ki447 01J3 
lc)4!:;1Q 1 ~10 JJG vcA,.- I' 1 Nrlff CUI.Ho: IJk.)~ 
.:)4!:;1 11~ 
fd4!)~ Ui:il 
i&J4~3 106 CAL .::.nl~ 
I;J4 ~4 uJ5 
lfJ4 5~ fOL:IJ 
tA56 1~10 J"&'l. \11:-JD 1'1 ~~,.-ul COlJl!. khJ3 
ttj4 ~7 1~4 
r046kl l&:ia.il 
IU46l hJ6 CAL. ~n·r:d 
~62 lt)J~ 
1646:i \1~3 
~64 1 ~kJ J"l'~ V!)HOh'& , 1 i\1 rul coli~ ~\14 
10465 i ;Jb 
id466 ltlldl 
~67 lt>6 CAL. !:iu"f;d 
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ID41kl iU3~ 
~., 1 i,;ll.:i~ 
11)47 ~ 1 =>~ .nz. \1 \101..1' /hi~u·a· CQL~ iJIUO 
11)4 '13 1 ~IU 
104'14 lhH 
~·~~ 1 k)i' JJVU• V AIY'I ~ /li~A·lJl (; •• Jl)~; k)IQ6 
'IJlfl b ~Ui:! 
i/J4 '1'1 It)~ I 
IO~ItJid kj~6 vhl!.~ L.Hl lc)ltj'l I !)1AKl Oli !1.)!.!) •"'UOI I-I ~k::i 
lt)!:)tc)l lch:.l'/ 
~~fd2 k)66 1..1..1 ltlfdiQ 
10~03 01611.1 
IIJSIQ4 lU6 CAL. ~k'11 
05kj!;; 366 
IO~uu lrli02 
t05t&V/ licJ4 JM:t' CriAfi1v 110 IN~u1· 1!l'l' CHAHACll-.n 
165lirJ h:ib 
10~ 11 IUkH:! 
iil~12 U56 vCA~ L.Hl 10td7 I ::i'l'Ahl Jli CAi-' iiJ v Li 1 F. 1 t:.:h ::» 
0513 Ill kj 'I 
iU5l£.1 ltl66 1..1..1 1063 
VJ515 il)63 
II"J~l6 11.:.16 CAL. .ShT1 
fd51 ., 366 
ltl5~1!J It)~~ 
"5~ 1 1~4 .. Jc~f' CHAiilv 
I!J5~ld 1106 
165~3 01iJ2 
ltJ524 L1~6 v·I.H; J..HI lt)fd'l l.tiTAhl" 01- IND ·IIIODI ti"I l::tf.!) 
0525 
"'''J7 a.:JS~o iU66 1..1..1 14~ 
toJ5~"' lld~ 
l:.i~3!:d 106 CAL Sh1'1 
ltl531 366 
vj~J~ l!j¥J2 
kJ533 104 J:VI~ CHAnl v 
1&)~34 ltrJ6 
i053~ kJk)~ 
id536 IJ~6 IJ!;)HOhT l.ii 1 il)lrJ ., /STAhl' OF snuhl' I :\1 io ·J 
L:J53"7 ;OI/J'I 
li)54J ~66 1..1..1 241 
10541 241 
IJ~4:d 1106 CAL. .Su'l'l 
.:)543 366 
lt)~44 kliJ2 
,J~45 11J4 JMi" ~-, A.tf1 li~O CliAnAC1 F.h~ rJn :,H\lHl ~ 
~~46 UL13 
IU!:i4 'I ~l:il 
~5~td 1~6 ""')J.. 1' CAL. .:)u1'3 rn·.s1· li"Uh Ur' :)i\ Pilw:~ 
Wl!:i51 10410 
;o~~~ lflle.i3 
ll)!j!)J 141tJ JH~ ut-v\1 
ld~~4 1 :t 10 
L:J5~!) uvll 
11)5!)6 16~b l..li 1 kJt.n I :,'!Ah'i Jr l.i•J *·:-J \, JL. '! ::>t ,'JHOl. 
ifj:)~'/ kiU'I 
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0~6kJ 066 L.LI kJ12 
0561 U12 
(()56~ 1kJ6 CAL !)Hl1 
IIJ563 366 
16564 ID02 
16~65 1164 -.JMt' CIJM~\1 ~fOb COL~MOi~ i'A!il OF' I~V !) y M B\)1.. ::t 
16~66 e31 
i6567 001 
11151(6 ft)!)6 U~\1\i L.HI tit 12-" n:il'AhT oF· Ul-' v1JL.1 S'iMBIJi. 
16511 IOU~ 
VJ5'1:.:! lcJ66 1.1.1 333 
0513 333 
0574 lft.t6 CAL SliT1 
16515 366 
0576 ftJI62 
0577 1164 -.JMt- COMSV 
~016 231 
060 1 0161 
0602 106 VAMP CAL S.kT3 ~T.:.ST r'Oh U~ Ori OO~N 
166163 ltJ4ftJ 
0604 IUID3 
0605 14" JTC Ut-\iA 
06166 222 
0607 001 
0610 iJ56 L.Hl 012 ~ Sl'Ah',. 01' CU ttri EN 1 DO \!IN ~YMBOL. 
0611 I.H2 
..X.I2 1666 LLI 340 
1Qbl3 3.t,all) 
0614 lltJ6 CAL. !)hll 
0615 366 
"ltl616 ldl02 
0611 !w4 JMi-' CHARI i.i 
frl62~ 106 
ltJ6:.! l 0~2 
ltJ622 It) 56 Ut'\IA L.Hl "12 /STAHl OF CUlilih~T Ur' SYMBOL 
0623 1612 
llt624 066 LLJ 345 
0625 345 
16626 1166 CAL ShTl 
ltJ627 366 
16630 002 
liJ631 lcJ56 COMS\i LHI 012 / STAri'l' OF' COMMON INfO FOR 
10632 lcJ12 
16633 066 LLI 352 /Vil1TI CAL SOUhCES 
0634 352 
kJ635 1166 CAL. ~nl'l 
ld636 366 
063'1 ~162 
11:)6416 1164 JMf' CHARlV 
1664 i ll6b 
11)642 (()02 
0643 16kJit) HCIJMl-' HLl 
0644 llcJ3 ll~f' I ~lNr'Ul' riO .lit. COM t'ON Dl T INFO 
16645 036 LUI 0010 / ;,l'ARl' Oi'- C~Vlt"O~ &~1' SI::AHCli 
0646 (()16ft) 
0647 1166 CAL !).kl'e 
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0650 03!> 
0651 003 
VJ652 1!:iltJ ".r.L·~ Hnl!.~ llt~rul t:\J.L.lc. uu 1 
0653 3hJ 
0654 0irH 
0655 1~6 CAL Sk12 
0656 035 
~57 
""3 066fd 1 Sri JTZ. HCA~ /INt'UT COD~ 00~ 
i0661 322 
fd6611! ldlQ 1" 
0663 106 CAL. SH12 
066~ 1635 
lt.166 5 f1Jil3 
~66 1 btct Jl~ HIND ll:>.U·UT CODE 1611J3 
0667 334 
(66716 0161 
0671 106 CAL. ShT2 
0672 035 
~73 0fd3 
067l& 150 JTZ HSHOh1" I Jlllt'Ul" COLli:. lilitJ4 
067 5 31&6 
U6.76 001 
111677 11t)6 CAl.. ShT2 
0700 035 
llltH tr.U63 
0702 15frl J1'Z HVOLT /INt-UT COD~ 1005 
id103 360 
'II 11'14 001 
0705 104 JM~ HA'Vlt' /1Nt'U1' CODE IIJ(t)6 
lt11 116 ltJI:d 
tlihJ'I kUrU:! 
iu'11ir) 1656 HnES LHI 004 I.;;TA.HT OF nE~ MODlFIEk~ 
'-'111 {!)"4 
IU712 066 l.Ll tall 
i/1113 k) 11 
Vfl 14 106 CAL. ShTl 
fdl 1 b 366 
liJI16 ~It)~ 
1111 r' 104 JMl-' CHARlli ITO lt~ .... UT 1ST C~AkACTEH 
07216 051t) 
""21 lr)02 
167~2 1656 HCAi-' L.HI 1004 I~TAhl OJo CA~ MODI Ji"l i:HS 
0123 011)4 
itJ724 fd66 LLI 104 
ftJ"/25 104 
01H6 hi6 CAL. SHl'l 
16727 366 
k)13fd 1602 
tal31 11tJ4 Jl"lr CHAklrl 
v1"13H 16SitJ 
0733 160H 
(d'/34 IU~6 HIND LHI IIJIIJ6 /~1'AHT OF INO MODI Ji"l Ui~ 
'IJ'13b 11'1106 
16136 (666 t..L.I ~2~ 
fl/137 222 
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07 40 106 CAL. .SHl1 
0741 366 
f47 42 ~02 
14143 1ft)/4 Jl'-'lt- CHAidH 
Wl/414 ftJ5~ 
11)745 f6i!)2 
(8746 11156 H ~H1Jk1' LHI 001.1 I.STAkT OF SHOkT INFO 
W"/47 004 
075(1) f666 LLI 372 
(87~1 372 
W152 1fd6 CAL S.H.T1 
0753 366 
0754 irJ02 
V/155 1k)/4 .JMt- START /NO CHAHACTEHS FOR SHOhT.S 
0756 01rJJ 
1415.1 16101 
~/6ft) hJ6 H \i01..1' CAL .SliT3 /lE.ST F'Oit U~ OH DOIIiN 
11161 04ftJ 
0762 0(1)3 
0763 140 JTC UffiV 
in64 fc)0ftJ 
i6165 002 
~/66 1656 LHI 1004 /STAHT UF HOhZ VOLT DOwN SYMBOL 
ltJ767 ftJf04 
WJ71d 11)66 LLI 355 
fd111 355 
Vll72 106 CAL SRT1 
W/73 366 
Wf11 4 002 
r111 5 104 JM)J COMSH I Ji'OR COM :-tON 1-'AhT OF I 1\1 SYMBOLS 
16776 ftJ41 
~i11 iQftJ2 
10 !t)fiJ 056 U~HV LH! 00~ I'~ TART O!i' U!-' VOLT .SYMBOL 
lltJ01 0ftJ.l& 
1Vi02 11)66 LL..I 317 
111)(0 3 317 
1004 1166 CAL SHTl 
1ftJIO ~ 366 
U:H66 0ftJ2 
11Uf67 11()4 JMi- COMSH 
10h:J ftJ.l&l 
lltJ 11 0ffJ2 
hH~ 1~6 HAM A-- CAL .sa1a 
lid 13 0o40 
1011.1 1()03 
lli.l 15 14fd JlC UYHA 
1(t) 16 fd32 
·~ 17 ld02 
102ftJ ftJ56 Ltil k)((Ji( ISTAh1 OF' CUh.a·~b~··r DOwi~ .S 'i ~ l:illL 
HUH 16ftJ4 
1icJ22 ft)66 LLI 334 
1{()23 334 
lld24 lftJ6 CAL SR1'1 
1025 366 
lft)2 6 ftJI!t~ 
lftJ27 104 .J.M~ COlVI.sti 
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lfff31rt 6rJ41 
1031 IIJ02 
1032 Iff 56 UfiHA L.Kl fl04 'ST AR'f 011· CUIU\!N T Ul-' SYMBOL 
1033 004 
1034 866 L.LI 276 
1835 276 
16rJ36 106 CAL. SRTl 
1037 366 
111J40 002 
10/a 1 lcJ56 COM~ L.HI lrt04 'STAhl' Of COMMON INFO JiOH 
116112 004 
• .,113 066 LLI 2ftH 'HOld ~ON TAL COMt'ON fN T S 
18114 201 
1&45 106 CAL SRTi 
1frtll6 366 
1947 f6r62' 
1050 
"""' 
CHAH1H HLT 
111J51 UJ3 INt' 1 'TO IN~Ul' l~T CKAHAC1'f.k 
l6rJ&e 310 LBA 
11653 006 LAI 335 
105. 335 
11655 123 OUT I 
lltJ56 B06 LAI 366 
... 57 366 
l061iJ 125 OUT 2 'TO MODIFY BASIC DATU"! ~OSITIOi~ 
ht61 006 LAI 375 'CODE 375 0~ OUT 3 SHOI!i~ THAT OU1' I 
1062 375 
1063 127 OUT 3 '" OUT td l~r·o I~ 1'\l ~~A~I!:i\JTLY 
10611 1600 HL1' 'BASIC DATUM• I!>JT SK0il5 THAl .MOD• 
1"65 0~6 LAI 376 'HAS BEE~ ACC~l· Ul• CKAa\J GE C~ Dl=: 0~ 
11666 376 
1067 127 OUT 3 ·lOUT 3 
1~7., 3&U LAB 
1(1')71 260 OM 
1072 150 JTt CHAH2 'I r· 1~1' CHA~AC"f EH I S ~ EHO 
• .,., 3 141 
10'/4 0"2 
11cJ"/~ 106 CAL :>RTII 'SEARCH f0l1 CHA1tACTi;k 
111)76 043 
1077 0~3 
1H60 1f66 CAL. SRT5 'TO MODI f"'t BASIC DATlJII'J a;·a.at i~EXT 
11161 233 
HitJ2 lOrd~ 
1103 104 JMr CHAH2 'CriAHAClEH 
1104 141 
111.t5 ldii:J2 
1106 WIIJIO CHAA1\I HLT 
11~7 1163 IN~ 1 'Ir~t'UT 1ST CHAkACT~ 
l11fl . 3ht LBA 
llll itlw6 LAI 363 
1112 363 
1113 123 OU1' l 
1114 lrH66 I.. AI 363 
1115 363 
111'6 125 OUT 2 
u 17 tt)lt)6 LAI 3"15 
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118ft) 375 
1121 127 OUT 3 
uaa 80frt HLT 
U23 806 LAI 376 
1184 376 
ua5 127 OUl 3 
ll86 3ft) I LAB 
1187 260 aHA· 
1130 1 516 .JTZ CHAMa /IF 1ST CHAHACTEk I~ ZEHO 
.1131 141 
1138 eea 
1133 106 CAL SRT4 
1134 6143 
1135 01d3 
1136 106 CAL SRT5 
1137 833 
11111 803 
1141 f/JiiJ0 CHAR2 HLT 
1142 103 INP I /INPUT 2~D CKAkACTER 
1143 860 ORA 
1144 158 JTZ BLANK /TEST FOR 8ND CHAke Of ZERO AfT Eli 
llla5 160 
1146 802 
1147 186 CAL ~HTII /1ST CHAH• OF ZEUO 
use 843 
1151 883 
use 186 CAL SRTS 
1153 233 
11!;4 0{1)3 
1155 104 JM)I CKAR3 
1156 176 
.... --ia :tl 002 
1160 271 BLANK C.PB 
1161 150 JTZ CHAR3 
1162 176 
1163 01rJ2 
11611 1156 LHI 01r)5 /START OF ZEHO CHARACTER 
1165 liJft)5 
1166 066 LLI 000 
1167 000 
1170 106 CAL SllTI 
1171 366 
1172 002 
1173 1166 CAL· 5HT5 /TO MODIPY BAbiC DATUM JiOfi N~x1· 
1174 233 
a1·1s 11)03 
U76 
""" 
CHAii3 HLT /CHAli.ACTEh 
1177 l{t)3 ~~~ I /INt'UT 3iiD CHAHACTEh 
1800 261d ORA 
litlrJ 1 1116 .JFZ NO.fll /IS 3HD CHARACT~.h Z£h0 
1212 216 
1283 1608 
1284 fit 56 LHI 00!» /STAIIT Of ZEkO CHARACTEk 
aees .,.,s 
1886· 866 LLI ,.,., 
1287 .,,., 
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1818 Ut6 CAL WiT I 
1211 366 
1212 iJ02 
1213 1011 JM~ CHAk4 
18111 IUU 
1811 . ..,. 
1816 186 NO Tilt CAL SKT4 'SUKCH FOR CHAHACT»t 
1817 843 
1888 883 
lain 881 CHARI& HI.T 
1888 lflt3 INA' I 'INrUt 4TH CHARACTI:ft•THE IX~ONEMT 
1883 186 CAL Slt1'5 'TO ~EHMANINTLY MODIFY THE BASIC 
1884 833 
lli!BS fllliJ3 
1286 836 LDI 6t81 'DATUM 
1287 .... 
1831 873 CPD 
1831 15ft JTZ STABT '""'p TO END Of PROG. If 1238 803 
1833 
"'" 1234 lr16 CAl. SRTI 'iX~eaO• NO MODS• REQD. 
1235 fl35 
1836 fl83 
1831 lSI "TZ KILO ,IF llC:P.• 3• CODE 8fl i 
1848 3811 
1841 888 
aaa 186 CAL Skt8 
1843 835· 
&844 883 
1841 158 .JT& Mi:GA ,,, ~P.•6• CODE 188 
1846 31'6 
1847 eee 
UUi~ Urt6 CAL SR'i'8 
!!UU 835 
1851 lrt83 
1853 151 .Jt& MILI.I ,,, IX~e3• CODE 883 
18511 33&J 
1255 6Uit8 
1856 186 CAb SR1'8 
1857 835 
1868 6tfl3 
' 1861 158 JTZ IUQCO ,,.,.. u.--6. CODE 814 
1868 3112 
1863 &JftJ8 
18611 U16 CAL 5RT8 
1265 ft35 
1866 8M3 
1867 150 J1'~ NANO ,,, alo'i--v. ClltDK 8115 
1878 3~ 
1871 frJ88 
1878 fl56 I.HI rlfrt6 'START Of' ~I CO CKAkAC"fEh• ••. t:X~· 
1873 886 
·~74 
"'' 
Ll.l 171 ,.a a. CODE ltJifi6 
1875 i·7 I 
1876 1"'6 CAL Sktl 
1877 366 
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13~U L:Jt)~ 
13W1 11:)4 ~,, ... S'fAk"& 
1311J~ I(JiiJ~ 
131113 (OWl 
13Y4 iU-56 KILO LHI 0l')6 I.S'l'Akl' Oft i<ILIJ CHAk• 
13~5 10~6-
131o:J6 1066 LLI 000 
13~7 000 
13hJ 1r.:J6 CAL SHT1 
1311 366 
1312 fdr;,a 
1313 1r.:J4 JffljJ STAAT 
!31 1£ f;Jk)J 
i3Ht UIU 
1316 U56 !>1HiA LHI 006 I' :il'Ahl o~o· 141:.GA CiiAH• 
1317 ~11)6 
1311Sii'J 066 LLI 031 
1321 U31 
1322 106 CAL S.kTI 
1323 366 
13~4 1002 
1325 104 .JMi-" STAA1' 
1326 Ukl3 
1327 lfiitH 
133WI 10!»6 MILL I LHI 0r.t6 l'~lAHT 01"' MILLI CHArla 
1~31 iH66 
133~ ri66 L.Ll frt72 
1333 1072 
13341. llt)6 CAL ShTI 
1335 366 
1336 1602 
1337 HJI.! JM.., ST.AhT 
134ft) tr'JIU3 
l3t, I 001 
1342 0~6 141 CnO LHI ..,.,6 1'~1'AH1' Ot'' ,IIJJCHO CtiAfu 
131.! 3 Ui.:)6 
1344 lfJ66 LLI 136 
1345 136 
1346 1w6 CAL :).tell 
13117 366 
1351(, ~102 
1351 104 JM~ S1'Ah1' 
135~ lo:J103 
13S3 UIQI 
1JS4 tj:)6 i~Al~O LHI lrJ06 . I'~TAh'l' Uli ~~A,~\) CHAh• 
13S~ Wf66 
1356 066 LLJ 11'1 
135'1 117 
l:S610 1U6 CAL ~h'l'l 
1361 366 
136)l 1016H 
1363 Ull.l Ji-t~ ~Trut'l 
1364 li)I(JJ 
1365 lrilt.i1 
1366 327 :,tt'l'l LCioJ lli .•. TCH l~:J. Ul' COUNl~HALI• ~\J.JI-
136'/ 1.;;~6 I ~\1 !;, 1:.~~ l 1. lll iUitlti I :t'hh\1!. rJ:,J 'i' ll»t\1 s. IJ hi! be lJ~I! lJ T:J 
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l:.t'IIQ 
1371 
1372 
1373 
137~ 
. 1375 
1376 
1377 
1~11)10 
l~iH 
14U2 
1~103 
1404 
1.t.IID~ 
1406 
l41t)'l 
1.t.lhl 
1.t.lll 
141~ 
1413 
1414 
1415 
1416 
1~17 
14HID 
1421 
1422 
1~23 
1424 
1411t5 
1426 
14&27 
IQIQIQ 
.,.,6 
377 
276 
lllil 
ltJ"tQ 
kh03 
. 050 
0616 
.303 
16102 
1410 
. 1615 
i0103 
307 
1~3 
~36 
2016 
104 
371 
lih}~ 
307 
12~ 
0"6 
373 
U!7 
01tW 
lrUU 
3162 
2610 
11i0 
36'1 
l1.&31iJ ldla2 
1431 006 
l43W 376 
1433 127 
1434 16f07 
1435 ltl362 
11.136 273 
1437 IQIU.I 
144ifi 31tl1 
1441 ~12 
144l! kilrJ7 
1443 036 
1444 i0tu1 
1445 ~7 3 
1llll() 1 !il'J 
144'1 133 
14~fu Wl'J3 
111~ I 1106 
·~!)~ 
14~3 
11454 
14 5~ 
11456 
1457 
I(J:,t:;, 
I'DU:.t 
I ~IQ 
l.t.IJ 
irJI63 
1ft)6 
CHAL'JGE; 
J.j:\1 37'1 /SHOW iiiHtlHU' wt Akl: Di-AL.PHi liwil'H 
Crl. /A LIL\1~ COUNT MODI Fl E,R., t.-2ich.l U~E 
&Jii~ CHANGi IOU1·2., Jh AN IN1'hA·L.L'<Jk. ;•WDI r I Eh 
lNH 
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APPENDIX II 
FORMATION OF ADDRESS MODIFIERS 
For the display of a given symbol image 1 addresses are formed 
by the addition of address modifiers to the base address. The 
derivation of address modifiers for a particular symbol, the 
horizontal inductor shown in Plate P5.4, is desc~ibed here in order to 
illustrate the technique employed. 
Each complete circuit symbol consists of two major components; 
the leads 1 which are common to all horizontal (or vertical) symbols; 
and the particular design which is special to each symbol. The 
technique of deriving the correct address modifiers is the same for 
both components. 
Each address modifier contains information as to:-
(i) The horizontal-deflection (number of sections) of the 
point of interest from the base address. 
This occupies bits 0-6 of OUTl in the address modifier. 
(ii) Whether the intensity change at the point of interest is 
"temporary" or "permanent". 
This defines the status of the flag bit 1 OliTl, bit 7. 
(iii) The vertical deflection (number of lines) of the point 
of interest from the base address. 
This occupies bits 0-6 of OlJT2. 
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(iv) The field in which the point of interest lies. 
This defines the field bit, OUT2, bit 7. 
The OUTl port is filled before the OUT2 port and thus it is 
the OUTl information which appears first in the symbol store. The 
general structure of the information in the symbol store is:-
Flag Bit: Horizontal Deflection 
(First word) 
Field Bit: Vertical Deflection 
(Second Word) 
If we consider the common lead symbol as shown in figure AII.l 
then we see that four address modifiers are required to define this 
image. These are:-
(i) The start of the first lead. 
This occurs at a vertical deflection of three lines in 
the second field, this means that the field bit will be set. As the 
intensity change is "permanent" (i.e. greater than a single line 
section) the flag bit is not set. Thus the total address modifier 
w:i. J.l be:-
0:0 1:3 
Or written as two eight bit words for OUTl and OUT2, coded in octal 
(with the grouping XX XXX XXX):-
ooo 203 
(ii) The end of the first lead. 
Horizontal Deflection 438 sections. 
Change Permanent Flag bit 0. 
Vertical Deflection 3 lines. 
Second Field Field bit 1. 
Base Address Modifier 0:43 1:3 
or 043 203 
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(iii) The start of the second lead. 
Horizontal Deflection 
Change Permanent 
Vertical Deflection 
Second Field 
Base Address Modifier 
or 
(iv) The end of the second lead. 
Horizontal Deflection 
Change Permanent 
Vertical Deflection 
Second Field 
J3ase Address Modifier 
or 
1018 sections. 
Flag bit o. 
3 lines. 
Field bit 1. 
0:101 1:3 
101 203 
1448 sections. 
Flag bit o. 
3 lines. 
Field bit 1. 
0:144 1:3 
144 203 
Thus the base address modifiL~S for the display of horizontal leads 
are: 000 203 043 203 101 203 144 203. 
However the output latches of the SIM-8 microcomputer have the effect 
of inverting the signal level and thus. in order to avoid the expense 
of re-inverting the information, the address modifiers are stored in 
inverted form. This means that the above modifiers are stored as:-
377 174 334 174 276 174 233 174. 
The software requires that the first information in a modifier block 
should give the number of modifiers in that block (in this case four). 
Thus the total address modifier block for horizontal leads becomes:-
004 377 174 334 174 276 233 174. 
The address modifiers for the part of the image relating 
specifically to the inductor symbol are developed in exactly the same 
manner as were those for the common lead display, For instance the 
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address modifier for the start of the first line of the inductor 
symbol defines a horizontal deflection of 423 sections and a vertical 
deflection of one line in the first field. The change is "permanent" 
and thus the flag bit is not set, This results in the address 
modifier:-
0:42 0:1 
or 042 001 
Stored in inverted form as 335 376. 
The compl et•~ listing for the inductor symbol is sho11;rr1 below. 
MODIFIER OCTAL CODING INVERTED FORM 
0: 42 0:1 042 001 335 376 
0:102 0:1 101 001 275 376 
1: 42 0:2 242 002 135 375 
1: 61 0:2 261 002 116 375 
1:101 0:2 301 002 076 375 
l: 42 0:3 242 003 135 374 
1: 61 0:3 261 003 116 374 
1:101 0:3 301 003 076 374 
1: 42 0:4 242 004 135 373 
1: 61 0:4 261 004 116 373 
1:101 0:4 301 004 076 373 
1: 42 0:5 242 005 135 372 
0: 61 0:5 061 005 316 372 
0: 66 0:5 066 005 "311 372 
1:101 0:5 301 005 076 372 
0: 42 0:6 042 006 335 371 
0:102 0:6 102 006 275 371 
1: 42 1:1 242 201 135 176 
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MODIFIER OCTAL CODING INVERTED FORM 
1:101 1:1 301 201 076 176 
1: 42 1:2 242 202 135 175 
1: 61 1:2 261 202 116 175 
1:101 1:2 301 202 076 175 
, . <::1 1:3 261 203 116 174 J.o UJ. 
1: 42 1:4 242 204 135 173 
1: 61 1:4 261 204 116 173 
1:101 1:4 301 204 076 173 
1: 42 1:5 242 205 135 172 
1:101 1:5 301 205 076 172 
As there are twenty-eight address modifiers in this block, the complete 
block l,rill be preceded in store by the code 034 (348 = 2810). 
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APPENDIX III 
INTERFACE SIGNALS 
Listed below are the signals necessary to interface the 
V.D.U. to t"ne controlling compllter.. In all cases signals are at 
TTL levels. 
SIGNAL 
(Level when true) 
ERASE (L) 
INSERT (L) 
DELETE (L) 
CLEAR BASE 
ADDRESS (H) 
BASE ADDRESS 
LOAD (L) 
BOARD & 
PIN NO. 
Insert. /Delete 
Control, A9 
Insert ./Delete 
Control, AS 
Insert./Delete 
Control, B20 
Adder Unit, B9 
Adder Unit, Bl4 
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COMMENTS 
Clears the display. 
This should be the 
first command sent 
~fter switching on. 
Shows that the 
information presented 
by the microprocessor 
is to be fed into the 
display store. 
Shows that the 
information equivalent 
to that presented by 
the microprocessor. is 
to be removed from the 
display store. 
Sets the Base Address 
Register to zero prior 
to a ne~ base address. 
Must be removed before 
enabling the BASE ADD. 
LOAD signal. 
Feeds the new base add. 
into the Base Address 
Register. Should be 
preceded by a GLEAR BASE 
ADD • signa 1. 
SIGNAL BOARD & COMMENTS 
(Level when true) PIN NO. 
BASE ADDRESS BIT 0 Adder Unit, Bl5 The status of these 
signals during a BASE 
BIT 1 Bl6 ADD. LOAD defines the 
contents of the Base 
BIT 2 B17 Address Register. 
BIT 3 B18 
BIT 4 Bl9 
BIT 5 820 
BIT 6 B21 
BIT 7 B22 
BIT 8 823 
BIT 9 B32 
BIT 10 833 
BIT 11 834 
BIT 12 B35 
BIT 13 B36 
BIT 14 B37 
BtT 15 B38 
BIT 16 B39 
INT/ (MP) (L) Adder Unit. A3 Interrupts the 
microprocessor in 
order to present 
symbol and character 
code information. 
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APPENDIX IV 
SCHEMATIC DIAGRAMS 
Each of the following schematic diagrams refers to a single 
printed circuit board, Integrated circuits (I.C.s) are mounted on the 
boards in four columns, A, B, C and n, column A being the nearest 
column to the edge connections. On most boards, each column is five 
I.C.s high- the exception to this is the Magnitude Comparator board, 
where each column has only four I.C.s. A particular contact may be 
defined by quoting the column letter A, B, C or D; the ro,,-, number 1, 2, 
3, lt, or 5; and the I,C, pin number. Thus Clt·,6 refers to pin 6 of the 
I.C. which is the fourth down in the third column from the edge 
connector. In two cases during commissioning it was found to be 
necessary to introduce extra I.C.s between the standard columns, these 
devices are referred to by the prefix X. 
There are forty edge contacts on each side of a printed circuit 
board and any individual contact is referred to by a letter, A for the 
non-component. side of the board, B for the component side of the board, 
and a figure, Thus Bl4 is the fourteenth finger. on the component side 
of the board. In all cases, save that of the main display store board, 
pins A40 and B40 are used for the Ov line, and pins Al and Bl for the 
Sv line. On the display store board however, pin Bl is used for the 
extra supply necessary to run the MOS devices at the required speed. 
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In order to minimise the effects of noise on the power supply 
lines, each board has a distributed capacitance of 20 ~F between the 
Sv and Ov lines. However noise still caused problems during the 
commissioning of the equipment, this was considered to be due to the 
high packing density employed, 
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95 I ,- c5 c ~04 
BIT A3 L1 
8 >----~~9~~8------------~~=======================t====~--~ ~  J..1Q 
1., AS L.-~9=-t & ID· ~8 ____ 1:.=.3a 1 1 --------+---..:.:12::.ff' 9 AS 
84>----+--t ~ I D .. tJ..-~...----'~ 
Da 1 csl 12 C5 ......_---=1..:.t1 c c 5 +.5v ,......As ~11 ~t- 1~ ~5 13 ~ 1 K 
,cLEJ~R A REG. (L) r 816_,~~;..,;.:..;._;,_;......;..;.:;.;;~:.;;;.:_----....... - .... __ --..J 
A39 
PST. A REG. (H) 
MAKE A TO A 
A12 ::---...;.;.(H..;.:.)_---J 
5.2· A REGISTER PART I 
- I 5 I -
T 
·0 
B 
H 
·.E 
. G 
l 
T 
E 
F: 
MAKE D TO A ......_ 
BIT ~ '- A38 12 11 (H) _., 822 7 ,~~-_J~ &Jp.;..;__ ______ +----------··-·--------
F 
R 
0 
M 
A 
D 
D 
E 
R 
u 
N 
I 
T 
828 
·- 2 J..4 
13 , . .o. 39 o7 ._____;;~, & ~3;,_ __ ~4 tJ .-6~..:.. ______ ---:2::.t7:+-=-s -+---8~ ,3~5 
1 A1 ~~ 3 _., ~8 E,r, Cl A1 
~a~·31.:........--+....:2=-~ 3 I F ~&J~~~~----------+-+----------------------------~----.~6 
1 -2 ~~2:::.t 3 t.. 10 A36 
838 D, rre>~J && 6 81 ~ I })).:6~------+----!~-=-1~ ~ p Ql-=9::;... ~~---·-)~ 
J 5 - CL C1 
T,3 
5 
A28 
A15 
812 
~&Jc-6 ___________ ~+--------------
4-t. 12 11 ~ 817 
D1 t--~1~3 1 &r.n-----su 1..:6~------f~-~2 0 P Q'-=5~----.....;.'· 823 
T 
0 
8 
R 
E 
G 
r 
s 
.T 
E 
R 
~33 ~ 3~02 / 
BIT A12 9 I ~4 
0 ~----~_j~&~n-8;..._ __________ +-~-----------------------+----~ 
10-1 12 ~0 832 
.. Do 13) & ~1..;_1 ___ 1;...;;00 8 12 p. 9 ......._ 
t' 16 ..../St.. ~l-=-------1----:.=.j11 D Q~+-+---__,., HrO>l. 6 I 9 tH. CCL CS Ao 
MAKE 
+Sv 
I 
J ~1KS 
D TOA(H) ~~ 
B3 sy~s 
AS C4 AS 
I r-c~. "-Vi3 
+Sv 
-~ +Sv 
SHIFT 560J l560 
$1K5 CMD. 1 2 ~ > ~ 8 9----·--.-.....o..t ~--..._..___. 
J ......._A? . 03 
MAKE A""To ~ IHJ L~4 
+Sv ---.,.....-
C LK IN 
A REG (H) 
'A6 / 
~---------2:-~00_p_F-~f~~~-~A-2_K_2_______ •. lr 
OU T3 J I +Sv 10K;1 PST 
8 IT 2 1 0 11 A REG {H) 
BiS "">--.....:.:13,~12=-1 """'!'n-11_~ _ ___;;:;3.4~ ...,6~---"-~1 '">=-2_._ ____ ~~----->_,. 8 39 
+Sv 1-,.....;. 
~ 
AI.. 90ns AS 
STP 0 (H) 
5 AS>------~-+----~ 85 
.....-....:.1~1 1 0 
03 
1 1 5 1+ v CLEAR 
1312 11 A R E G ( L ) L.----------------1 .JI""'~---------.. ~8 13 12 ......... ~--------------~05~------.. ~~-+~~ ~A~S~-~----/~. A4 
Ct. 
5 .. 3 PART U 
-15 2-
)1K 
~~A~F;_----+-2':""1tl:&"j 3 q.-. 12. ~ q A39~o ,___.. A1 ~~'~b;__ _______________________ ....,o Q 
AJ6 ,,F : & S 5_.1 " 0o.._ 01 
A1 · ~ Ar"l ~11 • 8·39~"""'~:;.:..:.-----~+-----------t-L_jl:~;&p---, IO.- 8 3 
_; 0 0 . 1 ~ ~~)~-------+---~ 02 
838 13~1 .a& 3 q-81 
A.38 ~A....;':..a ----4-J.:.:.tl&~ 10 B 1 It-
o 12.- 91 1~8:::......_--f.--f---------------~--~ ;._. lb ~~- 'J B37""""'-~---4--41-n~g 'n!!.-1 q ........ s 1 
A 16 ~ 1 2i&)>..L, 1r __ " A37~~---____.-~-----·----+-~~~c:-~~ ~ C11 J.i) I).El; _______ +-----1 ~D~~~~----;:=tJ~~-~-----1-1t~qo:b __ 8 5~ 836, 3 Ar~ 1 &~ A32 ~~----I~J..,..C'J 
Dllf. _:z.--... A 2 I }..;~~--+-4------------·--+---~~ A28.~..;..:.. ___ -+-f~=f- .- f -6 ~.1 A2 
A ~q 14~&usb 8 31 . 1?., I' 13 
83~2 - _Des. ~ · IJJ---------+---........;;;'""'1 
II 
s 
N 
7 
I. 
1 
7 
y 13 
10 
12 
s,. '834 7 
B,., ........_ 
/ B3 
B,s """ A 2 f.. 
/ 
12-. 8_2 -----+--+~....f., - 4-- B 2 
•1......__~A!!-i. ·~2.:------+-f.:..~'!lcfi&~,))!L-, 10 22 2. 82 ,.,. AJ~ o,~ ,~ ~1)).:.-g:L.--+-+--------------+---~ c cL 15 B,~ ~ ~-~------;P~A31. 
A30 r.tf& h!!....J q ._.. ~~-.;:::.~ 
~-- ,·qJ ,, C2 ~----~~ ~---~ 
:~~~-~~~:~~-----~-+.~----------+-~~~: : ~b~_----------+---~~'""'1 ~rr~ ~A28 .·· A.ro & ~ q 
D_ I() -2.-- A 3 l_~l-!b~----'--+---------A20~~----4--~~q~,~~ s A3 
~-- .__~~~~ II ·~~t: ~ ''- . ~ . ~).::~3------·+,~ __ b..,. 
_ ~~&- II IO ._ -
A.22"""' A· I I; 2. 83 . II 
I~ 83 IJ~B~--+~------------------------_, _______ ~ 
824 ~P;..:c~-----+--+:::ll,31& D" I q - 83 2 3 
825 A7 ~ c 3 -------1---+--cl'&-:_,~ 4- _ 
q 
5 
~b~-----------i------'~~~ 
. 821~0~?~------+-~-----------------+~~ ~~3 
'A16 A.~ I •& o-----.~-"' 14-
4-. 
03 
s 
N· 
7 
4 
1 
7 
l. 
s 
, 
'10-
12 
IS. A12~0~b~------~T~~ AI. ~l)~~~--~~-----------------------~ C CL 
~ ______ 9 ...... 1 l'-1 __ .. ___,. 
At. 
8
" 'A25 / 
B.; ........_ A19 
/ 
Bq '-819 
/ 
8
' 'A18 / 
87 
........ '820 
.,. .. 
8
'" ' 822 / 
S~....._.Ar:;. 1~ 6- 3 B1 ,3"_:'- ~\::ia~-------~-----~ 
B17'- Qs ~ c,.-B4 
2. as~ .. 
~-.J----~A1 7. D 4 
I::Z-~1 A'+ r31& 10 8 84 A1;~4~0 _------I--~~~BI. 1~----+-+----------------------~-
VIt- ~~- 4 q --/84 A 15 . . . - ·--+--+=l:""'' - :l s 
N 
s ~ ........ 812 
/ 
- ~ ~ 816~-~------+~~~~~----------+-;~~-q~l& 5 -- ~ 813 D.!> A~A2 -~-4-~ II ~Ds ~· ~ C5 ~l}~b~--~~------------------------~-----~ 
81. s - C5 
I~ 
b 
A, q J& . II 
86~---------+--1------------------~~~,~~~-
89 ,D I I I 1,& ,3 
.. ___.,:.;·~~ " ~-
5 13 I 10 
DS 
7 
I. 
1 
7 
4 
·7 
1."2, 
,. 
Ao 1& 2.- DS 
111
_ 15 Bo ......;,. se'">-0.....:....-----......._-4,~,.{:-·-~~~ OS .. r ~ l~.,.:s~--4-~-----------------lf-----:-----f C CL ~-1----_ -~/- 814 
AS""'!'·...;;.:o;__ ___ -+-+~~& i q ~8 5 ,.'-- --r + 5 v + 5 v &-.;~;...;~ ,~ =,,--.J -o~~c:- +5 v 
MAKE 
10 0'5 ,. s ~--------~ .__ __ .... , 1K5:~>1KSSHFT 270~ 1K$ 
A TO B (H) 
A9 I 
AS 
1 CMD SHIFT C ERASE:· ERASE 
A2~ ~8--4--· ~-~92 B~ 
A5 
b 
C {L). 
' AS 87>---~3~: ~-~~~~-----------------~---~ M,AKE BS MAKE B TO C {H) 
4,:."' J".- L 13 .f'.... . .. r.;;,:z. _________ ~ ....... ,D TO C (H) ~~.,~--~v 7 
ss' II f'-...~A.:::.,_5 _,c__ . > 
V V.o MAKE D TO C (H). 
MAKE 0 TO 8 (H) 
5.4 REGlSTER B 
15 3. 
. A39 
635 
•839 
938 
DF 
e .. 
o,, 
B,., 
o,., 
'A3 
B3 
8 . ;csu. 
Drs 
7 A3 
A3 
B3 
6 ....... ~·5 
1 Drlfo 
A2 8 Br~~o 
A3 
82 
........... o.~ 0 . 
9 B,~ 
o., 
83 
A2 
0 . 
~81.1 
o,, 
~<::.e,. A32 
B2 7 
82 ....... DID 3 
9 
Bro 
.. '-... Oq 
-2 
B1 
A2 
A2 
B2 
82 
A2 
A1 
A 
B 
I. 
B.,. 
_ ...:.. D~ 
2 . 
4-.......&. 
~ 0'7 J 
-......._B., 
8 
14 
o., 
11' ~ 
5 
Ds 
16~Bs 
61 
A 
B1 
F. 
b 
3 
D~~o 
~ ...... a,. 
14 l),j 
,J'- ·' 
'/ 83 
12 b 
A -'- .Oz ~< 8:,: 4 . A 
D. 
A ·~a, 
39 
6 
Do 
H 
8 .:.-.....:. B, 5 
MAKE 
0 TO C 
8 7 
MAKE 
0 
(H) 
A 12'· B TO C (H) 
:t_ 
11~ 
- A1 I b 
·-q -../ 
& 5 
10 
A1 
~ s_ 
13- .:J:ll) b 
~ 2 & 4---81 ~ I 81 0 ~ ·-· 
~q-81 ~4--& , ......... 
,- C1 ~~' ~-' 5' ~ ~ . 2.- A2 4- ·I b 10 s s ~~ A2 q 1"-1& II 5 ~--·-
13- II ~ 
l 82 ~~~~ ll= 82 r.J s 
& q~- 82 
II 
13 C2 
~ ,_.... 4- b 5 ~ ~3 ~ 10 b 5 A3 l?a. II 10 ~b . ~ 3 ~ l & JL _ IO 
.6 
.I B-3 
,13- 83 I 
Ill& II 'I 3 ~ ~C3 4- b -5 ~ ~3 10 ·~ ~ ,_-AI.. I b. ~-./ . s At... 
It cs 
--~ b I .. _. L. ~  I 81. J cg ~q--"'84 \ 3 
. 21& 4-
..... b Ct. I 
IO ,_g l·s-../ 
~3 4-~- Qif 
-
.1. •r- ::::;1 ' b Cl  IJ 5 ............ ,,~ ~ II •~I& s b 
~ lJ 4-- AS ~} ~ :2. 85 'a J ~Cf ..... 85 +Sv 
q cs 
1KS 
836>SH!FT c ,_ 
833>ERASE c (L\ 
s 5 REG IST~R c:: 
- f"S + -
• 5 v 
~ ~1K 
~10 
12. p· q CF ......... B D Q. II . / ~ 01 
3 
'32 
3 2 c,7, 02 
-7 A·34 
c ........... 4- 5 
...,., A27 
s 
N 7 c,s, 6 
/ 7 
A26 
I. 
JO c,._> II 1 82S 
7 
I~ L. \'l. c,3> 
14- 15 c_,:a."""'-
c Cl,. / 
A31 
" I I 
c\,' 3 03 ~ / 821 
C,o, 4- 5 
s / 
620 
N 
Co 7 Ccr '-
7 / 818 
4 
c, ....... II 1 10 
/ 
7 
816 
·~ I. 12. c1, / A 2'0 · 
15 c~.' llj-
/ c CL 
A25 
C{l I 
3 DL. :2.. c, ........ 
/ A13 
4- s c,., 
/ s 
A 11 
N 
b '7 c3, 
7 / BB 
L. 
II 10 CJ. ........._ 1 
/ 810 
7 
L. 13 12 c ......... 
/ A10 
llf- 15 Co......._ 
c CL / 
A15 
ql I 
-
,_ ~ ~··· ' 
:,_,A,r 
7 . A 
4 
8 
A 
3 
A 
3 
. 16 
BIT 
S.; 
-
-
9 
Av:, 
A,4-~k. 4 A,~ 
82 
B2 
'B2 ·~·Ar-a. A2 
"' B,s 8 B A·2 
A2 
825 
B2 
s· "'" )( .. B," 
;<.·-~1-
All 
9 
17-· 
A~ 
Ag 
81 
B 
BU. ~< 1\g A 
~' Bll :~< B A1 A1 
81 
B 
6 10 
B~ 5 
11<. Ba 
A ·9~ 7 
~<A& B 8 
A 
A 
1 .4<~ 
.. A4 
87 
;< ,Bs A8 A 
s 
B 
~-·~s 
.. · .B"'-3"· .. 
As 
Az. 
KA 4 I 
A9 
A 
8 
B f A0 
8 ~5 
~< E?~ ](.B. 
~ Bo 
·.Y 
B 
B 
A 
A 
1 
1l. s 
11 N 
9 
7 
!. 
1 5 8 
i 3 5 
12 
1 0 A 1 
i1 
h14 
11 5 N 
9 
7 
L. 
1 5 8 
c:: 
13 .J 
1 2 
10 A2 
. 1 
1!. 
1 1 5 
9 N 
7 
!.. 1 5 ~ 
1 3 5 
1 2 
1 0 A3 
1 
14 
11 s N 
9 
7 
l. 
1 5 8 
13 5 
12 
10 A4 
1 
1 /. s 
11 N 
!) 7 
4 
8 
15 5 
1 3 
1 2 
10 84 
A> 8 
7 .......: 833 1 / 
A=8 A~7 14 
' A35 s 6 7 < A1b 11 N 9 
7 
L. 
1 5 8 
3 13 5 
I. 836 
017 
12 D1b 
2--- 83 1 0 81 
-
-
7 
. A,s 
1 1--
<A•+ 5 . , ... 
6 A13 1-1 5 
A11 9 N 
7 
DIS L. 828 15 
8 014-3 B26 13 o.a 5 L. P..25 
012. 
12 
21-- 824 10 82 
A,, 
1 7t-- < A,o 5 1L. 
6 
A., 
11 5 As 9 N 
7 011 B16 15 
'· 3 A17 D1o 13 8 
D<! 5 L. A1? 1 2 
2r- 811. Dt 1 0 83 
~7 7 ·,_ 1 
14E> 1 4 5 ~ As 6 11 s 
A4 9 N 
I 7 l 
I D7 t.. A 29 1 5 
3 A27 °'- 1 3 
8 
5 
4 A;~ Ds 1 2 
822 °4 1 0 2)- 83 
7~ 
.........._ A3 
1 
<:.A, 
s 14 A, 5 6 11 N Ao 
7 
D~ t.. 838 15 
D'Z.. 8 3 AJ~<o 13 5 
4~ 12 AJ:< D~ 
2~ 10 c 1 B '32 
5.6 
A<D 
....... 5 / A 35 
3 
I. 
2~ 
H-
5 
6 
3 
L.~ 
21-
7 t--
5 
6 
3 
4 
2 ....... 
7~ 
51---
6 
3 
4 
2~ 
7~ 
5 
6 
3 
1.. 1--
2 1--
---::L 
71-------. 
A1~E 
B10. ,E 
_..!.! 1 1: 1--·---4 5 ;J 
A2G>E. 
-!!,,_ 11 
.. N. 
-!!,_ 9 
>·~ 
D 
7 
4 
8 
5 
41--·--.. 
1 0 c 3 2 
J 
c: 
.... 
818 ~·-------' 
E 
8 12 
A 11 i=-
821 
c. 
A'B 
I) 
D 
' 
>-~ 
71--·--
s 51-----, 
N 
l, 
2 
' 
-
B20 ~-------..... 
E 
A13 E 831 
7 
5 
B30 E 
A30 E 
5 
'N 
7 
D 4 
8 
D 5 
D 
o. 4 
02 2 
D A2~ 4 ~-----_,J 
r 
1 4 
1 1 s 
·6. 
9 N 
7 
1 5 4 8 
1 3 5 =~ 
1 2 
1 0 Cl. 
---
3 1 7~------------------~ 
D=E 
A3~ 839 E: 
A31. E · 
z. , 4 5 t---------------------' 
A32 E. 
1 1 s 6 t-------------------......1 
9 N 
7 
1 5 4 ~ ~ 
<n . 
~-
;---413 5 3 
~~ ----4 1 2 4 1 0 0 1 2 
MA.GN I TUDE COMPARATORS 
-15'5-
B 11 
F 
R 
0 
R 
E 
G 
I 
s 
T 
E 
R 
I +11 v 560 11 C;>>-1_o......,.~-------=9:.J _0 
B4 r+11 " $ 5b0 
c 
MC 14517 c 1 
11 14 15 9 
L X 1 13L...._ __ _ 
""-.:~c-'...;...7 __ ..:..;: 3=.. 12 ! · 
I.(' A15 
~11~----~3~ 2 1 ~ ~"'~-...:..I ~"""~---;,. 0,7 9 D MC 14517 C2 c L 
Bl. ,_--~1 12 13L ___ __. 82 A2 831 
7 D c MC H 51 7 c 2 ~5--l------..:5~ 4 3 J.t. ...._ ,___:==J•r4;---------·-~·L~_j ~.......,~___;;._, .)l..,..o---.~ / 01(, +11 v ~560 3L 82 A2 8'29 
A3 + 11 'I 
9~ 
1........._ 3 : 4 9 r---------------·--1/~-----~ ?---~---~-~~~0 ~ f A 22 Is+ 11 v C MC 14 51 7 C 3 ~1_:_1-4 __ ___;7~J 5 ~ A3 L ..illl_...=>---.;;..j ..., 
GO t-------11 12 131. 8 2 A 2 
I' s 6 
/A 20 
7 
D 
l'/'----g"""'A38 1s:1~v 
: ...... 8 19 + 11 ., 
A3 
~>560 
10 
C3 MC ~4517 
"L. 3 L ____ __.. c 82 A2 9-------'!, 
c!, ~1_1~---~1~1~~12 __ 1_,1~10 
-- -
9 D MC 14517 c L 
B2 A2 t-------J 12 
_L __ ~~5~-----~1~t.t>h-5 ___ 1~3C>o12 
)I 81 A 2 
7 D MC 11.517 ct. 
c 
!, 
..... / o,. 
A25 
:>> 560 
1 3 .12 
~----J 
1
'B23 A3 l+11v 
9 D 
c 
MC 14.:-17 c 5 ~1_1~-----~3~-2 __ 1~~~2--~ ~L _ __. (../" v- > 0,1 . 
"t1l 81 A1 B39 
560 
1 2 
_,ii---~ 
r----------------------
7 D c M c 1L. s 1 7 c s t-1:;..;....'"' -4-------=5:.J -~ 3 _4 .......... . ')4....,.:>-----~ /· 01o. 
--
...... 8 24 83 
+11v 
'----irr-
4
---------------.:..,..L _ _, 31~ __ .......... 8 1 A1 837 
~560 4 j 9,.----------·------r--~-+-,-
1
v--+---=:..i D C M C 1 4 51 7 D : t-1_1_~ _____ ....:....7[>o6 5 [>o~---6 --~ 
B3 < L > o, 
6 
1' 560 131.__ ___ __. 8 1 A 1 B 35 
> 
t-----__.J12 
5 7 D C M C 1t. 5 17 0 1 t-5-+-__ _:g:.J _1 0 9 8 ......... ~..._~--7~ 0 s I/ 
820. 83 
+ 11Jv ~-i~------------------~L~~ -
.......,. ___ __,. l, 'Jl,___ _ ...... 8 1 A 1 A 34 
9 8 
~560 9 .---------------------
........ 
A19 
560 l12 131.__ __ ~ 8 1_. A; 83 f + 11 v·--+-__,1 D C M C H 5 '1 7 D :?. L t-1_1--t __ -__.:.1....:.~~~12_....:.1...:_,1 K_1 0 
~~~---~1~1 ?1_o~~-----~--7Jr0-------------------------·----
. .,A.21 r+11v c MC 14517 0 2 5 1L. _.1.5 1 __ 12 
8 3 5 b 0 , .,._ __ ___.1 L. JL._L_ ---~ B 1 A 1 
~---~1~3 12 9r------------------------·--·----
I ...... A 23 ?-----'.__----+---=-! D M C 1 t. 517 11 3 2 ....._ 83 I + 11 v c D 3 - t----1t----~ ~-o--...:.t1J ~ 2 
>,:16 
Sb 0 ..,_ ___ ---JI 12 13 L...,. ____ _. 8 5 A 5 
1 [>2 7 ·----
,..._ __ _,I 4 -,-1--J So 0 "' 8 5 A 5 
A 4;1'--_... T-!+-,-,-v--~~~o-..,cr-;----M-c_1_t.._5_, __ 7___ o_3_....,.,.1L r-5 --t-----....:::5~~· 3 ~ 4. 
........._ 3 1.. 9 r----------------------- ----
I/ ?--._--~~....:..J· D --A 1 4 A 
4 
E  + 11 v c M c 1 4 s 17 0 4 L t-1_1--t---__;,7..-~~.JC;~r5-......;s~~6 
560 ~---J12 13I~ 85 AS 
~~ 7ro------------·----·-·--A1~ t+11v _
1
c---;-____ M_c_H_s_,_? ____ o_L. __ ~L~J ..... s--t----=9~No 9~ 
56 0 ,........----~ I. 3 L-------4 B 5 A 5 
......... 9 8 9 ,-------------··-·-
/ B 11 ;>-----<~--,,--~-:.J D C M C 1 4 5 17' 0 5 11 11~ 2 1'1...._ ·1 0 A 4 r5 + v '---t-;::------------_;:L ___ J--+-----....;_j :x ... ~-_,j ~ 
56 0 +--------'1 12 13 I..__ ___ ....... B 5 A 5 
o 5· 
L 
~Co _____ ~,,~ 10 7r------------------------
D MC 11.511' 
~- 813 
SH!FT· 
CMD. 270 
AI. l+ 11 v C 
5 6 >-----~ ?-_._ _____ ._ ___ ~ 
815 84 
5.7 
l, ~I------_ 
-=-
MAIN 
-15(:. -. 
85 A 5 
....... 0 s;s 
......... ? 0'3 
93 
....... : ~0 ?2:t 
5.8 
B9 I NT. RET. (L) 
A=O (H) AA~,..~-3----~ 
.<AS>INSERT !Ll__,_..__ . .._ __ _ 
820 DELE T E ILl c; 
i'-, A= B (H) 
A21/ 
2 02 
0=0 (H) 
AJ3 C LK II 
Ag ERASE (L) 
6 03 
A8 
11 
1 3 
t:.D . 
AE 
~~-----~A23 
SET !NT (H) 
MAKE D TO C 
(H) 
836 
MAKE D TO B 
(H) 
. A39 
.A17 
~~ 
MAKE 
D TO A 
I H) 
SHIFT CMO 
(H) 
MAKE 
A TO B 
~....;(H~)~ 
A7 
INSERTION/ DELETION CONTROL 
.,.... 151-
MAIN 
CLOCK 
A22 
AB 
D = E (H) 
8,9 
A38 837 A36 825 · 
CLK,E, II 
14 
E.z. 
1 3 
E'l 
12 
SN 71.161 
CLK 
10 
Dl. 
FIELD 
BLANK 
C3 
11 
p·u LSE 
2" 
At\ 
6 
6 
5 
3 
t. 
A 1 
INTER 
-LACE 
RESET 
D3 
'4 
11 
CLR 
6 
g 
"> Sl STR 
1 5 
.. 5v 
2,3 
A30 B29 A28 9·2 7 
Es 
1l. 
E." 
13 
7 
12 
SN 71.161 
A 2 
eLK 
2 
Ell 
1 1 
CLR 
D'i 
F I E,L.D 
SYNC. 
0.22,u 
G 
~ 
.... 5 'i 
87 
1 5 
B 1 g -CHER 
X1 A-3 2 ~ I - .. ,· ~0: . CD 
MOVE 
STORE 
IH I 
DELETE: A26 
(H) 
.. Sv 
75p 
S 9 .. M·ON ITOR· 
- t.-s ~ . ..:.... 
.. sv 
AE 
AG 
A 1l. 8-1 3 A-12 B 11 
E~ 
1 t. 
E· IO 
13 
II 
12 
SN 74161 
AI. 
CLK 
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